{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T18:12:43Z","timestamp":1725387163087},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,10]]},"DOI":"10.1109\/nanoarch.2007.4400866","type":"proceedings-article","created":{"date-parts":[[2007,12,18]],"date-time":"2007-12-18T14:55:27Z","timestamp":1197989727000},"page":"117-122","source":"Crossref","is-referenced-by-count":0,"title":["Crossbar latch-based combinational and sequential logic for nano FPGA"],"prefix":"10.1109","author":[{"given":"T.","family":"Mohamed","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G. A.","family":"Jullien","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"W.","family":"Badawy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1196\/annals.1292.022"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1007\/s00339-004-3149-1"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560097"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1063\/1.1823026"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2006.869668"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1063\/1.1559439"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2002.1032130"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.836292"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1084748.1084750"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/14\/2\/333"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2002.993007"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2005.1500658"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-31514-4_18"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968299"},{"key":"8","article-title":"cmol: devices, circuits, and architectures","author":"likharev","year":"2005","journal-title":"Introducing Molecular Electronics"}],"event":{"name":"2007 IEEE International Symposium on Nanoscale Architectures","start":{"date-parts":[[2007,10,21]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2007,10,22]]}},"container-title":["2007 IEEE International Symposium on Nanoscale Architectures"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4400848\/4400849\/04400866.pdf?arnumber=4400866","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T16:38:19Z","timestamp":1489682299000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4400866\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,10]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/nanoarch.2007.4400866","relation":{},"subject":[],"published":{"date-parts":[[2007,10]]}}}