{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,27]],"date-time":"2025-07-27T07:21:05Z","timestamp":1753600865660},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,6]]},"DOI":"10.1109\/nanoarch.2008.4585795","type":"proceedings-article","created":{"date-parts":[[2008,8,6]],"date-time":"2008-08-06T20:14:00Z","timestamp":1218053640000},"page":"77-84","source":"Crossref","is-referenced-by-count":5,"title":["Evaluation of multiple supply and threshold voltages for low-power FinFET circuit synthesis"],"prefix":"10.1109","author":[{"given":"Prateek","family":"Mishra","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anish","family":"Muttreja","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Niraj K.","family":"Jha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2006.35"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/1229175.1229176"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.2008.117"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2006.10.014"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/SOI.2005.1563543"},{"key":"14","article-title":"cmos logic design with independent gate finfets","author":"muttreja","year":"2008","journal-title":"Proc Int Conf Computer Design"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/SOI.1997.634943"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1057661.1057713"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.857149"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/1228784.1228807"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2000.904419"},{"key":"23","doi-asserted-by":"crossref","first-page":"203","DOI":"10.1145\/288548.288614","article-title":"getting to the bottom of deep submicron","author":"sylvester","year":"1998","journal-title":"Proc Int Conf Computer-Aided Design"},{"year":"0","key":"24"},{"key":"25","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1145\/1057661.1057665","article-title":"onchip power distribution grids with multiple supply voltages for high performance integrated circuits","author":"popovich","year":"2005","journal-title":"Proc Great Lakes Symp VLSI"},{"key":"3","first-page":"251","article-title":"finfet scaling to 10nm gate length","author":"yu","year":"2002","journal-title":"Proc Int'l Electron Devices Mtg"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159681"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.182"},{"key":"1","first-page":"207","article-title":"finfets for nanoscale cmos digital integrated circuits","author":"king","year":"2005","journal-title":"Proc Int Conf Computer-Aided Design"},{"key":"7","first-page":"366","article-title":"multiple-vdd and multiple-vth cmos (mvcmos) for low-power applications","author":"roy","year":"1999","journal-title":"Proc Int Symp Computer Architecture"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/4.661212"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/224081.224083"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229286"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.896320"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/SOI.2004.1391558"}],"event":{"name":"2008 IEEE International Symposium on Nanoscale Architectures (NANOARCH)","start":{"date-parts":[[2008,6,12]]},"location":"Anaheim, CA, USA","end":{"date-parts":[[2008,6,13]]}},"container-title":["2008 IEEE International Symposium on Nanoscale Architectures"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4577668\/4585784\/04585795.pdf?arnumber=4585795","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,9,14]],"date-time":"2021-09-14T11:59:27Z","timestamp":1631620767000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4585795\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,6]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/nanoarch.2008.4585795","relation":{},"subject":[],"published":{"date-parts":[[2008,6]]}}}