{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T05:55:29Z","timestamp":1729662929797,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,6]]},"DOI":"10.1109\/nanoarch.2010.5510922","type":"proceedings-article","created":{"date-parts":[[2010,7,23]],"date-time":"2010-07-23T09:50:59Z","timestamp":1279878659000},"page":"77-81","source":"Crossref","is-referenced-by-count":0,"title":["Intel LVS logic as a combinational logic paradigm in CNT technology"],"prefix":"10.1109","author":[{"given":"Bao","family":"Liu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhen","family":"Cao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Tao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xuan","family":"Zeng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pushan","family":"Tang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Philip H.-S.","family":"Wong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"703","article-title":"Performance analysis and design optimization of near ballistic carbon nanotube field-effect transistors","author":"guo","year":"2004","journal-title":"Proceedings of the International Electron Devices Meeting"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2002.1005429"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2004.841440"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.39"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2008.2006903"},{"journal-title":"Digital Integrated Circuits A Design Perspective","year":"2003","author":"rabaey","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.907799"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560098"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"123","DOI":"10.1021\/nl0349707","article-title":"Monolithic integration of carbon nanotube devices with silicon mos technology","volume":"4","author":"tseng","year":"2004","journal-title":"Nano Letters"},{"journal-title":"CMOS VLSI Design A Circuits and Systems Perspective","year":"2009","author":"weste","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/S0921-4526(02)00870-0"},{"journal-title":"Stanford cnfet compact model","year":"0","key":"ref3"},{"key":"ref6","first-page":"43","article-title":"Lvs technology for the intel pentium 4 processor on 90nm technology","volume":"8","author":"deleganes","year":"2004","journal-title":"Intel Technology Journal"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2006.1708731"},{"key":"ref8","first-page":"70","article-title":"Carbon nanotube transistor circuits: Circuit-level performance benchmarking and design options for living with imperfections","author":"deng","year":"2007","journal-title":"Proc International Solid State Circuits Conference"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.838020"},{"journal-title":"Predictive Technology Model","year":"0","key":"ref2"},{"journal-title":"International Technology Roadmap for Semiconductors","year":"0","key":"ref1"},{"key":"ref9","article-title":"A compact spice model for carbon nanotube field effect transistors including non-idealities and its application part ii: Full device model and circuits performance benchmarking","author":"deng","year":"2007","journal-title":"IEEE Trans on Electron Devices"}],"event":{"name":"2010 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)","start":{"date-parts":[[2010,6,17]]},"location":"Anaheim, CA, USA","end":{"date-parts":[[2010,6,18]]}},"container-title":["2010 IEEE\/ACM International Symposium on Nanoscale Architectures"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5506521\/5510921\/05510922.pdf?arnumber=5510922","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T07:21:11Z","timestamp":1497856871000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5510922\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/nanoarch.2010.5510922","relation":{},"subject":[],"published":{"date-parts":[[2010,6]]}}}