{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,28]],"date-time":"2026-02-28T17:58:13Z","timestamp":1772301493709,"version":"3.50.1"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,6]]},"DOI":"10.1109\/nanoarch.2010.5510928","type":"proceedings-article","created":{"date-parts":[[2010,7,23]],"date-time":"2010-07-23T09:50:59Z","timestamp":1279878659000},"page":"47-52","source":"Crossref","is-referenced-by-count":9,"title":["Reducing transistor count in clocked standard cells with ambipolar double-gate FETs"],"prefix":"10.1109","author":[{"given":"K.","family":"Jabeur","sequence":"first","affiliation":[]},{"given":"D.","family":"Navarro","sequence":"additional","affiliation":[]},{"given":"I.","family":"O'Connor","sequence":"additional","affiliation":[]},{"given":"P. E.","family":"Gaillardon","sequence":"additional","affiliation":[]},{"given":"M. H.","family":"Ben Jamaa","sequence":"additional","affiliation":[]},{"given":"F.","family":"Clermidy","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090742"},{"key":"ref3","article-title":"Reconfigurable logic cells for nanoscale - Comparison between density and functionality enhancement","author":"gaillardon","year":"2009","journal-title":"IEEE International Conference on Electronics Circuits and Systems (ICECS)"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391556"},{"key":"ref6","first-page":"687","article-title":"Novel Carbon Nanotube FET Design with Tunable Polarity","author":"lin","year":"2004","journal-title":"Proc IEDM"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1038\/nature01797"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.907835"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1021\/nl803496s"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"1319","DOI":"10.1021\/nl049222b","article-title":"Self-Aligned Ballistic Molecular Transistors and Electrically Parallel Nanotube Arrays","volume":"4","author":"javey","year":"2004","journal-title":"Nano Letters"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"1313","DOI":"10.1126\/science.1066192","article-title":"Logic gates and computation from assembled nanowire building blocks","volume":"249","author":"huang","year":"2001","journal-title":"Science"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346842"},{"key":"ref1","article-title":"Automated Design of Misaligned-Carbon-Nanotube-Immune Circuits","author":"patil","year":"2007","journal-title":"Proc of DAC"}],"event":{"name":"2010 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)","location":"Anaheim, CA, USA","start":{"date-parts":[[2010,6,17]]},"end":{"date-parts":[[2010,6,18]]}},"container-title":["2010 IEEE\/ACM International Symposium on Nanoscale Architectures"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5506521\/5510921\/05510928.pdf?arnumber=5510928","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T07:21:11Z","timestamp":1497856871000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5510928\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/nanoarch.2010.5510928","relation":{},"subject":[],"published":{"date-parts":[[2010,6]]}}}