{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T20:02:00Z","timestamp":1775073720596,"version":"3.50.1"},"reference-count":33,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,6]]},"DOI":"10.1109\/nanoarch.2011.5941476","type":"proceedings-article","created":{"date-parts":[[2011,7,8]],"date-time":"2011-07-08T17:44:31Z","timestamp":1310147071000},"page":"1-8","source":"Crossref","is-referenced-by-count":107,"title":["mrFPGA: A novel FPGA architecture with memristor-based reconfiguration"],"prefix":"10.1109","author":[{"given":"Jason","family":"Cong","sequence":"first","affiliation":[]},{"family":"Bingjun Xiao","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","first-page":"585","article-title":"New Generation of Predictive Technology Model for Sub-45nm Design Exploration","author":"zhao","year":"0","journal-title":"ISQED"},{"key":"ref32","article-title":"Predictive Technology Model (PTM) website","author":"zhao","year":"0"},{"key":"ref31","article-title":"International Technology Roadmap for Semiconduc-tors","year":"2010","journal-title":"Tech Rep"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"ref10","first-page":"664","article-title":"Three-Dimensional 4F2 ReRAM Cell with CMOS Logic Compatible Process","author":"wang","year":"0","journal-title":"IEDM Technical Digest"},{"key":"ref11","first-page":"82","article-title":"A 5ns Fast Write Multi-Level Non-Volatile 1 K bits RRAM Memory with Advance Write Scheme","author":"sheu","year":"0","journal-title":"Symposium on VLSI Circuits"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2010.5548803"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/21\/46\/465202"},{"key":"ref14","first-page":"93","article-title":"rFPGA: CMOS-nano hybrid FPGA using RRAM components","author":"liu","year":"2008","journal-title":"Nanoarch"},{"key":"ref15","article-title":"Design Implications of Memristor-Based RRAM Cross-Point Structures","author":"xu","year":"0","journal-title":"DATE"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503052"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.887920"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840857"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.907844"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344695"},{"key":"ref4","article-title":"Low Energy Field-Programmable Gate Array","author":"george","year":"2000","journal-title":"Ph D Dissertation"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1990.112223"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.141"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.824300"},{"key":"ref29","article-title":"Berkeley Logic Synthesis and Verification Group, ABC: A System for Sequential Synthesis and Verification, Release 61225","year":"0"},{"key":"ref5","article-title":"Reconfigurable Architectures for General-Purpose Computing","author":"dehon","year":"1996","journal-title":"Ph D Dissertation"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852293"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424411"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1193231"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723158"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/16\/6\/045"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2010.5724454"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4419060"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2009.5226348"},{"key":"ref26","article-title":"Virtex-6 FPGA data sheets","year":"0"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/s00339-011-6310-7"}],"event":{"name":"2011 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)","location":"San Diego, CA, USA","start":{"date-parts":[[2011,6,8]]},"end":{"date-parts":[[2011,6,9]]}},"container-title":["2011 IEEE\/ACM International Symposium on Nanoscale Architectures"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5934628\/5941474\/05941476.pdf?arnumber=5941476","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T02:10:18Z","timestamp":1490062218000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5941476\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,6]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/nanoarch.2011.5941476","relation":{},"subject":[],"published":{"date-parts":[[2011,6]]}}}