{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T09:19:21Z","timestamp":1725614361646},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,6]]},"DOI":"10.1109\/nanoarch.2011.5941477","type":"proceedings-article","created":{"date-parts":[[2011,7,8]],"date-time":"2011-07-08T21:44:31Z","timestamp":1310161471000},"page":"9-15","source":"Crossref","is-referenced-by-count":3,"title":["Ultra-fine grain FPGAs: A granularity study"],"prefix":"10.1109","author":[{"given":"Pierre-Emmanuel","family":"Gaillardon","sequence":"first","affiliation":[]},{"given":"M. Haykel","family":"Ben-Jamaa","sequence":"additional","affiliation":[]},{"given":"Fabien","family":"Clermidy","sequence":"additional","affiliation":[]},{"given":"Ian","family":"O'Connor","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.887920"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1899390.1899393"},{"key":"ref13","first-page":"30","author":"gaillardon","year":"0","journal-title":"IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2008.4588619"},{"key":"ref15","first-page":"182","article-title":"A metallic-CNT-tolerant carbon nanotube technology using Asymmetrically-Correlated CNTs (ACCNT)","author":"lin","year":"0","journal-title":"Symposium on VLSI Technology"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508150"},{"journal-title":"ABC Berkeley logic synthesis tool","year":"0","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950457"},{"journal-title":"BLIF circuit benchmarks","year":"0","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/INEC.2008.4585651"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2003.808508"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2005.851427"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/18\/3\/035204"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090742"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.907835"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2009.03.129"},{"journal-title":"International Technology Roadmap for Semiconductors","year":"2009","key":"ref1"},{"key":"ref9","article-title":"Carbon nanotube transistor circuits: Circuit-level performance benchmarking and design options for living with imperfections","author":"deng","year":"0","journal-title":"International Solid State Circuits Conference"}],"event":{"name":"2011 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)","start":{"date-parts":[[2011,6,8]]},"location":"San Diego, CA, USA","end":{"date-parts":[[2011,6,9]]}},"container-title":["2011 IEEE\/ACM International Symposium on Nanoscale Architectures"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5934628\/5941474\/05941477.pdf?arnumber=5941477","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T06:10:19Z","timestamp":1490076619000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5941477\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,6]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/nanoarch.2011.5941477","relation":{},"subject":[],"published":{"date-parts":[[2011,6]]}}}