{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:01:39Z","timestamp":1761580899337},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,6]]},"DOI":"10.1109\/nanoarch.2011.5941479","type":"proceedings-article","created":{"date-parts":[[2011,7,8]],"date-time":"2011-07-08T21:44:31Z","timestamp":1310161471000},"page":"24-31","source":"Crossref","is-referenced-by-count":4,"title":["Inexact computing for ultra low-power nanometer digital circuit design"],"prefix":"10.1109","author":[{"family":"Jaeyoon Kim","sequence":"first","affiliation":[]},{"given":"Sandip","family":"Tiwari","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"524","author":"palem","year":"0","journal-title":"Proc Int Symp Verification (Theory and Practice)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511814075"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1977.1050947"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2006.91"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418916"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/224081.224083"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"36","DOI":"10.1145\/263272.263279","article-title":"A low-power design method using multiple supply voltages","author":"igarashi","year":"1997","journal-title":"Proceedings of 1997 International Symposium on Low Power Electronics and Design LPE"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766651"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007148"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870912"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1991.519745"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/92.974895"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000675"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007145"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.462.0169"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-2341-0"}],"event":{"name":"2011 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)","start":{"date-parts":[[2011,6,8]]},"location":"San Diego, CA, USA","end":{"date-parts":[[2011,6,9]]}},"container-title":["2011 IEEE\/ACM International Symposium on Nanoscale Architectures"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5934628\/5941474\/05941479.pdf?arnumber=5941479","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T03:00:08Z","timestamp":1497927608000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5941479\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,6]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/nanoarch.2011.5941479","relation":{},"subject":[],"published":{"date-parts":[[2011,6]]}}}