{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,11]],"date-time":"2026-09-11T23:56:15Z","timestamp":1789170975934,"version":"build-2803163510"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,6]]},"DOI":"10.1109\/nanoarch.2011.5941482","type":"proceedings-article","created":{"date-parts":[[2011,7,8]],"date-time":"2011-07-08T17:44:31Z","timestamp":1310147071000},"page":"45-52","source":"Crossref","is-referenced-by-count":115,"title":["Variation-tolerant ultra low-power heterojunction tunnel FET SRAM design"],"prefix":"10.1109","author":[{"given":"Vinay","family":"Saripalli","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Suman","family":"Datta","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Vijaykrishnan","family":"Narayanan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jaydeep P.","family":"Kulkarni","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Self-aligned Gate NanoPillar In 0.53 Ga 0.47 As Vertical Tunnel Transistor","author":"mohata","year":"0","journal-title":"Device Research Conference (DRC)"},{"key":"ref11","article-title":"Strained sige and si finfets for high perf. logic with sige\/si stack on soi","author":"ok","year":"0","journal-title":"IEDM"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424280"},{"key":"ref13","article-title":"Low power loadless 4t sram cell based on degenerately doped source (dds) in0.53ga0.47as tunnel fets","author":"saripalli","year":"0","journal-title":"Device Research Conference"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594287"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419897"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024889"},{"key":"ref17","article-title":"Robust 6T Si Tunneling Transistor SRAM Design","author":"yang","year":"0","journal-title":"Proc Design Automation and Test in Europe"},{"key":"ref18","article-title":"Which is the best dual-port sram in 4S-nm process technology; 8t, 10t single end, and 10t differential","author":"noguchi","year":"0","journal-title":"IEEE Int Conf Integrated Circuit Design and Technology"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/.2005.1469239"},{"key":"ref4","article-title":"A Sub-200mV 6T SRAM in 0.13 urn CMOS","author":"zhai","year":"2007","journal-title":"IEEE ISSCC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1147\/rd.475.0525"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696325"},{"key":"ref5","article-title":"A 65nm 8t sub-vt sram employing sense-amplifier redundancy","author":"verma","year":"2007","journal-title":"IEEE ISSCC"},{"key":"ref8","article-title":"Vertical Si-Nanowire n -Type Tunneling FETs With Low Subthreshold Swing (<50mV\/decade) 50mV\/decade at Room Temperature","author":"gandhi","year":"2011","journal-title":"IEEE Elec Dev Letters"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283818"},{"key":"ref2","article-title":"Low-Power CMOS VLSI Circuit Design","author":"roy","year":"2000"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1063\/1.3567021"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-2325-3"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391498"},{"key":"ref22","article-title":"CACTI 5.1 HP Labs Tech","author":"thoziyoor","year":"2008","journal-title":"Rep"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2100834"},{"key":"ref24","year":"2009"},{"key":"ref23","year":"2008"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2010.2054095"}],"event":{"name":"2011 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)","location":"San Diego, CA, USA","start":{"date-parts":[[2011,6,8]]},"end":{"date-parts":[[2011,6,9]]}},"container-title":["2011 IEEE\/ACM International Symposium on Nanoscale Architectures"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5934628\/5941474\/05941482.pdf?arnumber=5941482","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T02:15:05Z","timestamp":1490062505000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5941482\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,6]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/nanoarch.2011.5941482","relation":{},"subject":[],"published":{"date-parts":[[2011,6]]}}}