{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T04:17:13Z","timestamp":1774671433340,"version":"3.50.1"},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2011,6,1]],"date-time":"2011-06-01T00:00:00Z","timestamp":1306886400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2011,6,1]],"date-time":"2011-06-01T00:00:00Z","timestamp":1306886400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,6]]},"DOI":"10.1109\/nanoarch.2011.5941483","type":"proceedings-article","created":{"date-parts":[[2011,7,8]],"date-time":"2011-07-08T21:44:31Z","timestamp":1310161471000},"page":"53-58","source":"Crossref","is-referenced-by-count":3,"title":["Analysis of STT-RAM cell design with multiple MTJs per access"],"prefix":"10.1109","author":[{"given":"Henry","family":"Park","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, University of California, Los Angeles, 90095, USA"}]},{"given":"Richard","family":"Dorrance","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, University of California, Los Angeles, 90095, USA"}]},{"given":"Amr","family":"Amin","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, University of California, Los Angeles, 90095, USA"}]},{"given":"Fengbo","family":"Ren","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, University of California, Los Angeles, 90095, USA"}]},{"given":"Dejan","family":"Markovi\u0107","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, University of California, Los Angeles, 90095, USA"}]},{"given":"C.K.","family":"Ken Yang","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, University of California, Los Angeles, 90095, USA"}]}],"member":"263","reference":[{"key":"ref4","first-page":"454","article-title":"L 16 Mb RAM featuring bootstrapped write drivers","author":"debrosse","year":"0","journal-title":"Symp VLSI Technol"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424242"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234300"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1063\/1.1313345"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2010.2082487"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/16\/10\/047"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609379"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1063\/1.3556615"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2024"}],"event":{"name":"2011 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)","location":"San Diego, CA, USA","start":{"date-parts":[[2011,6,8]]},"end":{"date-parts":[[2011,6,9]]}},"container-title":["2011 IEEE\/ACM International Symposium on Nanoscale Architectures"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5934628\/5941474\/05941483.pdf?arnumber=5941483","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,16]],"date-time":"2025-06-16T18:48:53Z","timestamp":1750099733000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5941483\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,6]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/nanoarch.2011.5941483","relation":{},"subject":[],"published":{"date-parts":[[2011,6]]}}}