{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T00:19:57Z","timestamp":1725754797273},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,6]]},"DOI":"10.1109\/nanoarch.2011.5941485","type":"proceedings-article","created":{"date-parts":[[2011,7,8]],"date-time":"2011-07-08T21:44:31Z","timestamp":1310161471000},"page":"65-69","source":"Crossref","is-referenced-by-count":11,"title":["Using OxRRAM memories for improving communications of reconfigurable FPGA architectures"],"prefix":"10.1109","author":[{"given":"S.","family":"Onkaraiah","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pierre-Emmanuel","family":"Gaillardon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Reyboz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.","family":"Clermidy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jean-Michel","family":"Portal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Bocquet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Muller","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"1999","author":"betz","key":"ref10"},{"key":"ref11","article-title":"A novel flash-based FPGA technology with deep trench isolation","author":"kyung","year":"2007","journal-title":"IEEE Non-Volatile Semiconductor Memory Workshop"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2010.5724454"},{"year":"0","key":"ref13","article-title":"International Technology Roadmap for Semiconductors"},{"year":"0","key":"ref14"},{"year":"0","key":"ref15"},{"year":"0","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4419060"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609379"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2001.979615"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796675"},{"key":"ref5","first-page":"15","article-title":"Low power and high speed bipolar switching with a thin reactive Ti buffer layer in robust Hf02 based RRAM","author":"lee","year":"0","journal-title":"Proc IEDM Tech Dig"},{"key":"ref8","article-title":"A continuous set\/reset physical model for unipolar resistive switching memory","author":"marc","year":"0","journal-title":"Applied Physics Letters"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609462"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424409"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703348"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796678"}],"event":{"name":"2011 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)","start":{"date-parts":[[2011,6,8]]},"location":"San Diego, CA","end":{"date-parts":[[2011,6,9]]}},"container-title":["2011 IEEE\/ACM International Symposium on Nanoscale Architectures"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5934628\/5941474\/05941485.pdf?arnumber=5941485","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T06:14:48Z","timestamp":1490076888000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5941485\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,6]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/nanoarch.2011.5941485","relation":{},"subject":[],"published":{"date-parts":[[2011,6]]}}}