{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T02:07:34Z","timestamp":1725674854470},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,6]]},"DOI":"10.1109\/nanoarch.2011.5941486","type":"proceedings-article","created":{"date-parts":[[2011,7,8]],"date-time":"2011-07-08T21:44:31Z","timestamp":1310161471000},"page":"70-77","source":"Crossref","is-referenced-by-count":9,"title":["Regular 2D NASIC-based architecture and design space exploration"],"prefix":"10.1109","author":[{"given":"Ciprian","family":"Teodorov","sequence":"first","affiliation":[]},{"given":"Pritish","family":"Narayanan","sequence":"additional","affiliation":[]},{"given":"Loic","family":"Lagadec","sequence":"additional","affiliation":[]},{"given":"Catherine","family":"Dezan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2008.2007645"},{"key":"ref11","article-title":"Latching on the Wire and Pipelining in Nanoscale Designs","author":"moritz","year":"2004","journal-title":"3rd Workshop on Non-Silicon Computation (NSC-3) ISCA ‘04"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2008.92"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2009.02.001"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2008.205"},{"key":"ref15","article-title":"Integrated device-fabric explorations and noise impact and mitigation in nanoscale fabrics","author":"narayanan","year":"2011","journal-title":"to be submitted to ACM Journal on Emerging Technologies in Computing Systems (JETC)"},{"key":"ref16","article-title":"SIS: A System for Sequential Circuit Synthesis","author":"sentovich","year":"1992","journal-title":"EECS Department University of California Berkeley Tech Rep UCB\/ERL M92\/41"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.818120"},{"key":"ref18","doi-asserted-by":"crossref","DOI":"10.1117\/12.402529","article-title":"Object-oriented meta tools for reconfigurable architectures","author":"lagadec","year":"2000","journal-title":"Reconfigurable Technology FPGAs for Computing and Applications II SPIE Proceedings 4212"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.907839"},{"key":"ref27","first-page":"73","article-title":"Quickroute: a fast routing algorithm for pipelined architectures","author":"li","year":"2004","journal-title":"Field-Programmable Technology 2004 Proceedings 2004 IEEE International Conference on"},{"key":"ref3","first-page":"127","article-title":"Design of programmable interconnect for sub lithographic programmable logic arrays","author":"dehon","year":"0"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2010.5510934"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2009.5226357"},{"key":"ref8","article-title":"Manufacturing patway and associated challenges for nanoscale computational systems","author":"narayanan","year":"2009","journal-title":"9th IEEE Nanotechnology Conference"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.818327"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/18\/3\/035204"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1476793.1476883"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/16\/6\/045"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/201310.201328"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1561\/1000000005"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2005.23"},{"key":"ref24","article-title":"Logic Synthesis and Optimization Benchmarks User Guide, Version 3.0","author":"yang","year":"1991","journal-title":"MCNC Technical Report Tech Rep"},{"journal-title":"International Technology Roadmap for Semiconductors","year":"2010","key":"ref23"},{"key":"ref26","first-page":"68","article-title":"Piperoute: a pipelining-aware router for fpgas","author":"sharma","year":"0"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MSE.2007.44"}],"event":{"name":"2011 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)","start":{"date-parts":[[2011,6,8]]},"location":"San Diego, CA","end":{"date-parts":[[2011,6,9]]}},"container-title":["2011 IEEE\/ACM International Symposium on Nanoscale Architectures"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5934628\/5941474\/05941486.pdf?arnumber=5941486","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,2,5]],"date-time":"2020-02-05T20:48:35Z","timestamp":1580935715000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5941486\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,6]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/nanoarch.2011.5941486","relation":{},"subject":[],"published":{"date-parts":[[2011,6]]}}}