{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T14:59:11Z","timestamp":1729609151645,"version":"3.28.0"},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,6]]},"DOI":"10.1109\/nanoarch.2011.5941487","type":"proceedings-article","created":{"date-parts":[[2011,7,8]],"date-time":"2011-07-08T17:44:31Z","timestamp":1310147071000},"page":"78-85","source":"Crossref","is-referenced-by-count":1,"title":["Self-timed nano-PLA"],"prefix":"10.1109","author":[{"given":"Masoud","family":"Zamani","sequence":"first","affiliation":[]},{"given":"Mehdi B.","family":"Tahoori","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2003.816658"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1126\/science.291.5505.851"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/16\/6\/045"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/18\/3\/035204"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937446"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/15\/8\/003"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1973009.1973045"},{"key":"ref17","first-page":"1940","article-title":"Molecular electronics: From devices and interconnect to circuits and architecture","volume":"91","author":"mircea","year":"0","journal-title":"Proceedings of the IEEE"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722207"},{"year":"0","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2028"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1557\/mrs2003.144"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2002.1167569"},{"key":"ref5","first-page":"117","article-title":"Defect-tolerant logic with nanoscale crossbar circuits","volume":"23","author":"hogg","year":"2004","journal-title":"HP Labs"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.816523"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1038\/scientificamerican0901-58"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2002.1005429"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2009.5377684"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1084748.1084750"},{"key":"ref20","first-page":"39","article-title":"Performance-driven mapping for CPLA architecture","author":"cong","year":"0","journal-title":"FPGA"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2008.0128"},{"key":"ref21","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-2821-6","author":"brayton","year":"1984","journal-title":"Logic Minimization Algorithms for VLSI Synthesis"},{"year":"0","key":"ref23"}],"event":{"name":"2011 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)","start":{"date-parts":[[2011,6,8]]},"location":"San Diego, CA, USA","end":{"date-parts":[[2011,6,9]]}},"container-title":["2011 IEEE\/ACM International Symposium on Nanoscale Architectures"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5934628\/5941474\/05941487.pdf?arnumber=5941487","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T23:00:07Z","timestamp":1497913207000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5941487\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,6]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/nanoarch.2011.5941487","relation":{},"subject":[],"published":{"date-parts":[[2011,6]]}}}