{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T17:28:28Z","timestamp":1729618108250,"version":"3.28.0"},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,6]]},"DOI":"10.1109\/nanoarch.2011.5941490","type":"proceedings-article","created":{"date-parts":[[2011,7,8]],"date-time":"2011-07-08T17:44:31Z","timestamp":1310147071000},"page":"99-106","source":"Crossref","is-referenced-by-count":7,"title":["Nanoscale Application Specific Integrated Circuits"],"prefix":"10.1109","author":[{"given":"Pritish","family":"Narayanan","sequence":"first","affiliation":[]},{"given":"Jorge","family":"Kina","sequence":"additional","affiliation":[]},{"given":"Pavan","family":"Panchapakeshan","sequence":"additional","affiliation":[]},{"given":"Priyamvada","family":"Vijayakumar","sequence":"additional","affiliation":[]},{"given":"Kyeong-Sik","family":"Shin","sequence":"additional","affiliation":[]},{"given":"Mostafizur","family":"Rahman","sequence":"additional","affiliation":[]},{"given":"Michael","family":"Leuchtenburg","sequence":"additional","affiliation":[]},{"given":"Israel","family":"Koren","sequence":"additional","affiliation":[]},{"given":"Chi On","family":"Chui","sequence":"additional","affiliation":[]},{"given":"Csaba Andras","family":"Moritz","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Wire-streaming processors on 2-D nanowire fabrics","author":"wang","year":"2005","journal-title":"Nanotech 2005 Nano Science and Technology Institute"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2008.205"},{"journal-title":"HSPICE Simulation and Analysis User Guide","year":"2009","key":"ref12"},{"key":"ref13","article-title":"N3ASICs:3-D nanoscale application specific integrated circuits","author":"panchapakeshan","year":"2011","journal-title":"NANOARCH 2011"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2011.5941503"},{"journal-title":"Sentaurus Device User Guide","year":"2007","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2010.10"},{"key":"ref17","first-page":"717","article-title":"High performance 5nm radius twin silicon nanowire MOSFET (TSNWFET): fabrication on bulk si wafer, characteristics, and reliability","author":"suk","year":"0","journal-title":"Electron Devices Meeting 2005 IEDM Technical Digest IEEE International"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2006.873381"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2010.15"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2011.5783190"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1021\/jp0009305"},{"key":"ref27","doi-asserted-by":"crossref","first-page":"1754","DOI":"10.1126\/science.1132394","article-title":"Heterogeneous Three-Dimensional electronics by use of printed semiconductor nanomaterials","volume":"314","author":"ahn","year":"2006","journal-title":"Science"},{"key":"ref3","first-page":"191","article-title":"CMOS control enabled Single-Type FET NA-SIC","author":"narayanan","year":"0","journal-title":"Symposium on VLSI 2008 ISVLSI '08 IEEE Computer Society Annual"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1155\/2008\/698759"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2011.6144467"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1063\/1.1755846"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1021\/nl802570m"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1002\/smll.200800811"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.907839"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"1377","DOI":"10.1126\/science.1090899","article-title":"Nanowire crossbar arrays as address decoders for integrated nanosystems","volume":"302","author":"zhong","year":"2003","journal-title":"Science"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-7609-3_7"},{"key":"ref20","first-page":"119","article-title":"Manufacturing pathway and associated challenges for nanoscale computational systems","author":"narayanan","year":"0","journal-title":"9th IEEE Conference on Nanotechnology"},{"journal-title":"Digital Integrated Circuits","year":"2011","author":"rabaey","key":"ref22"},{"key":"ref21","article-title":"Integrated Device-Fabric explorations and noise mitigation in nanoscale fabrics","author":"narayanan","year":"2011","journal-title":"TNANO"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/20\/25\/255304"},{"journal-title":"International Technology Roadmap for Semiconductors","year":"2009","key":"ref23"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1038\/nmat1891"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/s00339-006-3748-0"}],"event":{"name":"2011 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)","start":{"date-parts":[[2011,6,8]]},"location":"San Diego, CA, USA","end":{"date-parts":[[2011,6,9]]}},"container-title":["2011 IEEE\/ACM International Symposium on Nanoscale Architectures"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5934628\/5941474\/05941490.pdf?arnumber=5941490","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T23:00:07Z","timestamp":1497913207000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5941490\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,6]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/nanoarch.2011.5941490","relation":{},"subject":[],"published":{"date-parts":[[2011,6]]}}}