{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T21:00:40Z","timestamp":1729630840047,"version":"3.28.0"},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,6]]},"DOI":"10.1109\/nanoarch.2011.5941493","type":"proceedings-article","created":{"date-parts":[[2011,7,8]],"date-time":"2011-07-08T21:44:31Z","timestamp":1310161471000},"page":"122-128","source":"Crossref","is-referenced-by-count":11,"title":["Energy efficient many-core processor for recognition and mining using spin-based memory"],"prefix":"10.1109","author":[{"given":"Rangharajan","family":"Venkatesan","sequence":"first","affiliation":[]},{"given":"Vinay K.","family":"Chippa","sequence":"additional","affiliation":[]},{"given":"Charles","family":"Augustine","sequence":"additional","affiliation":[]},{"given":"Kaushik","family":"Roy","sequence":"additional","affiliation":[]},{"given":"Anand","family":"Raghunathan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"article-title":"UCI Machine Learning repositry","year":"2010","author":"frank","key":"ref30"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.894617"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594287"},{"key":"ref12","first-page":"132","article-title":"Cell Design Considerations for Phase Change Memory as a Universal Memory","author":"lam","year":"0","journal-title":"Proc VLSI-TSA"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"554","DOI":"10.1145\/1391469.1391610","article-title":"circuit and microarchitecture evaluation of 3d stacking magnetic ram (mram) as a universal memory replacement","author":"xiangyu dong","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687489"},{"key":"ref15","first-page":"22.7.1","article-title":"Numerical analysis of typical STT-MTJ stacks for 1 T-IR memory arrays","author":"augustine","year":"0","journal-title":"Proc IEDM"},{"key":"ref16","first-page":"1","article-title":"Design implications of memristor-based RRAM cross-point structures","author":"xu","year":"0","journal-title":"Proc DATE"},{"key":"ref17","article-title":"On-chip MRAM as a High-Bandwidth, Low-Latency Replacement for DRAM Physical Memories","author":"desikan","year":"2002","journal-title":"IBM Austin CASC Tech Rep"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555761"},{"year":"0","key":"ref28","article-title":"Synopsys Inc"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1209\/epl\/i2003-10112-5"},{"key":"ref27","article-title":"Switching current reduction and thermally induced delay spread compression in tilted magnetic anisotropy spin-transfer torque (STT) MRAM","author":"mojumder","year":"2011","journal-title":"IEEE Trans Magnetics"},{"key":"ref3","first-page":"526","article-title":"STT-RAM - A New Spin on Universal Memory","volume":"23","author":"smith","year":"2007","journal-title":"Future Fab IntI"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2066530"},{"article-title":"The MNIST database of handwritten digits","year":"0","author":"lecun","key":"ref29"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"190","DOI":"10.1126\/science.1145799","article-title":"Magnetic Domain-Wall Racetrack Memory","volume":"320","author":"parkin","year":"2008","journal-title":"Science"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070050"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2010.5618198"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537020"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"790","DOI":"10.1109\/JPROC.2008.917729","article-title":"Convergence of Recognition, Mining, and Synthesis Workloads and Its Implications","volume":"96","author":"chen","year":"0","journal-title":"Proc of the IEEE"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798259"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687448"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840931"},{"key":"ref24","article-title":"A Self-Consistent Simulation Framework for Spin-Torque Induced Domain Wall Propagation","author":"augustine","year":"2011","journal-title":"EDL (under review)"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816012"},{"year":"0","key":"ref26"},{"journal-title":"Design Compiler","article-title":"Synopsys inc.","year":"0","key":"ref25"}],"event":{"name":"2011 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)","start":{"date-parts":[[2011,6,8]]},"location":"San Diego, CA, USA","end":{"date-parts":[[2011,6,9]]}},"container-title":["2011 IEEE\/ACM International Symposium on Nanoscale Architectures"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5934628\/5941474\/05941493.pdf?arnumber=5941493","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T03:00:07Z","timestamp":1497927607000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5941493\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,6]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/nanoarch.2011.5941493","relation":{},"subject":[],"published":{"date-parts":[[2011,6]]}}}