{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T00:19:09Z","timestamp":1725754749320},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,6]]},"DOI":"10.1109\/nanoarch.2011.5941502","type":"proceedings-article","created":{"date-parts":[[2011,7,8]],"date-time":"2011-07-08T17:44:31Z","timestamp":1310147071000},"page":"181-188","source":"Crossref","is-referenced-by-count":7,"title":["Impact of nanomanufacturing flow on systematic yield losses in nanoscale fabrics"],"prefix":"10.1109","author":[{"given":"Priyamvada","family":"Vijayakumar","sequence":"first","affiliation":[]},{"given":"Pritish","family":"Narayanan","sequence":"additional","affiliation":[]},{"given":"Israel","family":"Koren","sequence":"additional","affiliation":[]},{"given":"C.","family":"Mani Krishna","sequence":"additional","affiliation":[]},{"given":"Csaba Andras","family":"Moritz","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/20\/25\/255304"},{"key":"ref10","first-page":"119","article-title":"Manufacturing pathway and associated challenges for nanoscale computational systems","author":"narayanan","year":"0","journal-title":"Nanotechnology 2009 IEEE-NANO 2009 9th IEEE Conference on"},{"key":"ref11","first-page":"101","article-title":"Combining 2-levellogic families in grid-based nanoscale fabrics","author":"wang","year":"0","journal-title":"2007 IEEE International Symposium on Nanoscale Architectures"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-7609-3_7"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2008.92"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2006.10.008"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1088\/0268-1242\/25\/9\/095011"},{"key":"ref16","first-page":"230","article-title":"Design and process limited yield at the 65-nm node and beyond","author":"monahan","year":"0","journal-title":"Proceedings of SPIE"},{"year":"0","key":"ref17","article-title":"ITRS Home"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/s12274-008-8005-8"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1002\/smll.200700279"},{"key":"ref28","first-page":"371","article-title":"Moire interferometric alignment and overlay techniques","author":"zaidi","year":"0","journal-title":"Proceedings of SPIE"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1038\/363603a0"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1117\/12.51112"},{"key":"ref3","article-title":"Spintronics: Fundamentals and applications","author":"zutic","year":"2004","journal-title":"cond-matI0405528"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevLett.98.236803"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/18\/3\/035204"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1063\/1.122477"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2008.2007645"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1168917.1168888"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1088\/0022-3727\/39\/21\/R01"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.907839"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1146\/annurev.matsci.34.040203.112300"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1021\/la062938x"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1002\/smll.200700292"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1021\/nl034268a"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1021\/nl802570m"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1021\/jp061367e"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1021\/nl035100s"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1002\/smll.200800811"}],"event":{"name":"2011 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)","start":{"date-parts":[[2011,6,8]]},"location":"San Diego, CA, USA","end":{"date-parts":[[2011,6,9]]}},"container-title":["2011 IEEE\/ACM International Symposium on Nanoscale Architectures"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5934628\/5941474\/05941502.pdf?arnumber=5941502","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T02:33:03Z","timestamp":1490063583000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5941502\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,6]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/nanoarch.2011.5941502","relation":{},"subject":[],"published":{"date-parts":[[2011,6]]}}}