{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T10:38:19Z","timestamp":1730284699111,"version":"3.28.0"},"reference-count":31,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,6]]},"DOI":"10.1109\/nanoarch.2011.5941504","type":"proceedings-article","created":{"date-parts":[[2011,7,8]],"date-time":"2011-07-08T17:44:31Z","timestamp":1310147071000},"page":"196-202","source":"Crossref","is-referenced-by-count":10,"title":["N<sup>3<\/sup>ASICs: Designing nanofabrics with fine-grained CMOS integration"],"prefix":"10.1109","author":[{"given":"Pavan","family":"Panchapakeshan","sequence":"first","affiliation":[]},{"given":"Pritish","family":"Narayanan","sequence":"additional","affiliation":[]},{"given":"Csaba Andras","family":"Moritz","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2003.1240929"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1063\/1.3079411"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1021\/nl035100s"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/20\/25\/255304"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1002\/smll.200700279"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/s12274-008-8005-8"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1021\/ar800015y"},{"key":"ref15","first-page":"72740","article-title":"Gridded design rule scaling: taking the CPU toward the 16nm node","author":"bencher","year":"0","journal-title":"Proceedings of SPIE"},{"key":"ref16","first-page":"371","article-title":"Moire interferometric alignment and overlay techniques","author":"zaidi","year":"0","journal-title":"Proceedings of SPIE"},{"article-title":"High-x\/Metal Gate Science and Technology","year":"2009","author":"guha","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696221"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2009.5226357"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2005.1568758"},{"journal-title":"Nanoscale Application Specific Integrated Circuits","year":"0","author":"moritz","key":"ref4"},{"key":"ref27","article-title":"Wire-streaming processors on 2-D nanowire fabrics","volume":"2005","author":"wang","year":"0","journal-title":"Nanotech 2005 Nano Science and Technology Institute"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2008.92"},{"key":"ref6","first-page":"119","article-title":"Manufacturing pathway and associated challenges for nanoscale computational systems","author":"narayanan","year":"0","journal-title":"Nanotechnology 2009 IEEE-NANO 2009 9th IEEE Conference on"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2010.15"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2007.4400864"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/18\/3\/035204"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2006.10.008"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.907839"},{"year":"0","key":"ref9","article-title":"2009 ITRS"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2008.2007645"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2012.2189413"},{"year":"2009","key":"ref22","article-title":"Synopsys-Sentaurus User Guide"},{"article-title":"Fault tolerant nanoscale microprocessor design on semiconductor nanowire grids","year":"0","author":"wang","key":"ref21"},{"year":"2009","key":"ref24","article-title":"HSPICE Simulation and Analysis Guide"},{"journal-title":"Solid State Electronic Devices","year":"2010","key":"ref23"},{"year":"0","key":"ref26","article-title":"Predictive Technology Model (PTM)"},{"key":"ref25","first-page":"585","article-title":"New Generation of Predictive Technology Model for Sub-45nm Design Exploration","author":"zhao","year":"0","journal-title":"Proceedings of the 7th International Symposium on Quality Electronic Design"}],"event":{"name":"2011 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)","start":{"date-parts":[[2011,6,8]]},"location":"San Diego, CA, USA","end":{"date-parts":[[2011,6,9]]}},"container-title":["2011 IEEE\/ACM International Symposium on Nanoscale Architectures"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5934628\/5941474\/05941504.pdf?arnumber=5941504","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T02:33:04Z","timestamp":1490063584000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5941504\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,6]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/nanoarch.2011.5941504","relation":{},"subject":[],"published":{"date-parts":[[2011,6]]}}}