{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T04:26:22Z","timestamp":1729657582933,"version":"3.28.0"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,6]]},"DOI":"10.1109\/nanoarch.2011.5941507","type":"proceedings-article","created":{"date-parts":[[2011,7,8]],"date-time":"2011-07-08T17:44:31Z","timestamp":1310147071000},"page":"218-223","source":"Crossref","is-referenced-by-count":4,"title":["NEMS based thermal management for 3D many-core system"],"prefix":"10.1109","author":[{"given":"Xiwei","family":"Huang","sequence":"first","affiliation":[]},{"given":"Hao","family":"Yu","sequence":"additional","affiliation":[]},{"family":"Wei Zhang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283785"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681660"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.911070"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687490"},{"key":"ref14","article-title":"Microarchitectural floorplanning for thermal management: A technical report","author":"sankaranarayanan","year":"2005","journal-title":"Technical Report CS-2003–08"},{"key":"ref15","article-title":"Modeling and Design of a Low-Voltage SOl Suspended-Gate MOSFET (SG-MOSFET) with a Metal-Over-Gate Architecture","author":"ionescu","year":"0","journal-title":"Int Symp on Quality Electronic Design"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2074370"},{"key":"ref17","article-title":"Accurate Equivalent Energy Breakeven Time Estimation for Power Gating","author":"xu","year":"0","journal-title":"Int Conf Computer Aided Design"},{"key":"ref18","article-title":"DRG-cache: a data retention gated-ground cache for low power","author":"agarwal","year":"0","journal-title":"Design Automation Conf"},{"journal-title":"McPAT","year":"0","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2001297"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1529255.1529263"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2011.1121"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1115\/1.1839582"},{"key":"ref8","article-title":"Techniques for multi-core thermal management: classification and new exploration","author":"donald","year":"0","journal-title":"Int Symp on Computer Architecture"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907062"},{"key":"ref2","article-title":"Design and Management of 3D Chip Multiprocessors using Network-in-memory","author":"li","year":"0","journal-title":"Int Symp on Computer Architecture"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2008.0148"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"602","DOI":"10.1109\/5.929647","article-title":"3D ICs: A novel chip design for improving deep submicron interconnect performance and systems-on-chip integration","volume":"89","author":"banerjee","year":"0","journal-title":"Proc IEEE"},{"year":"0","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555794"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1393921.1393966"},{"journal-title":"Wattch","year":"0","key":"ref24"},{"journal-title":"PTM","year":"0","key":"ref23"},{"journal-title":"HotSpot","year":"0","key":"ref25"}],"event":{"name":"2011 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)","start":{"date-parts":[[2011,6,8]]},"location":"San Diego, CA, USA","end":{"date-parts":[[2011,6,9]]}},"container-title":["2011 IEEE\/ACM International Symposium on Nanoscale Architectures"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5934628\/5941474\/05941507.pdf?arnumber=5941507","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T23:00:07Z","timestamp":1497913207000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5941507\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,6]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/nanoarch.2011.5941507","relation":{},"subject":[],"published":{"date-parts":[[2011,6]]}}}