{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T09:51:10Z","timestamp":1725616270436},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,7]]},"DOI":"10.1109\/nanoarch.2013.6623047","type":"proceedings-article","created":{"date-parts":[[2013,10,17]],"date-time":"2013-10-17T17:48:51Z","timestamp":1382032131000},"page":"70-75","source":"Crossref","is-referenced-by-count":2,"title":["Analytical study of complementary memristive synchronous logic gates"],"prefix":"10.1109","author":[{"given":"J.M.","family":"Portal","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Moreau","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Bocquet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Aziza","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Deleruyelle","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Muller","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y.","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"Deng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.O","family":"Klein","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Querlioz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Ravelosona","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Chappert","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"W.S.","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2011.2150238"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2220507"},{"journal-title":"STMicroelectronics","article-title":"CMOS40 Design Rule Manual","year":"2012","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2178416"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/NVMTS.2011.6137089"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2009.2024325"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1038\/nmat1257"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2804"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2023"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1063\/1.1831560"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433948"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609462"},{"key":"ref6","article-title":"Synchronous Non-Volatile Logic Gate Design based on Resistive Switching Memories","author":"zhao","year":"2013","journal-title":"Accepted by IEEE Transactions on Circuits and Systems i"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2215121"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1002\/pssa.200778135"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1143\/APEX.1.091301"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2024"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2012.6329045"},{"journal-title":"ERD Update","year":"2011","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2010.5618197"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796677"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2012.2194790"},{"key":"ref24","first-page":"28.7.1","article-title":"Experimental and Theoretical Study of Electrode Effects in HfO2 based RRAM","author":"cagli","year":"2011","journal-title":"Proc IEDM"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2009.2034670"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2013.2245911"}],"event":{"name":"2013 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)","start":{"date-parts":[[2013,7,15]]},"location":"Brooklyn, NY, USA","end":{"date-parts":[[2013,7,17]]}},"container-title":["2013 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6599038\/6623026\/06623047.pdf?arnumber=6623047","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T23:28:38Z","timestamp":1490225318000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6623047\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,7]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/nanoarch.2013.6623047","relation":{},"subject":[],"published":{"date-parts":[[2013,7]]}}}