{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,10]],"date-time":"2026-10-10T23:09:49Z","timestamp":1791673789596,"version":"4.3.4"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,7]]},"DOI":"10.1109\/nanoarch.2013.6623048","type":"proceedings-article","created":{"date-parts":[[2013,10,17]],"date-time":"2013-10-17T17:48:51Z","timestamp":1382032131000},"page":"76-81","source":"Crossref","is-referenced-by-count":5,"title":["Content-aware encoding for improving energy efficiency in multi-level cell resistive random access memory"],"prefix":"10.1109","author":[{"given":"Hadi","family":"Hajimiri","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Prabhat","family":"Mishra","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Swarup","family":"Bhunia","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Branden","family":"Long","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yibo","family":"Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rashmi","family":"Jha","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2004.836724"},{"key":"ref11","article-title":"A Novel Nonvolatile Memory with Spin Torque Transfer Magnetization Switching: Spin-RAM","author":"hosomi","year":"2006","journal-title":"IEDM Tech"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346740"},{"key":"ref13","article-title":"STT-RAM A New Spin on Universal Memory","volume":"23","author":"smith","year":"2007","journal-title":"IEEE Transactions on Device and Materials Reliability"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1063\/1.4749809"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2011.5873225"},{"key":"ref16","article-title":"Evaluating future microprocessors: the simplescalar toolset","author":"burger","year":"2000","journal-title":"Report CS-TR-1308"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816012"},{"key":"ref18","article-title":"Nanoscale Reconfigurable Computing Using Non-Volatile 2-D STTRAM Array","author":"paul","year":"2009","journal-title":"IEEE Nano"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722206"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228374"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.917563"},{"key":"ref6","doi-asserted-by":"crossref","DOI":"10.1109\/LED.2012.2188775","article-title":"Switching Characteristics of Ru\/HfO2\/TiO2-x\/Ru RRAM Devices for Digital and Analog Non-Volatile Memory Applications","volume":"33","author":"long","year":"2012","journal-title":"IEEE Electron Device Letters"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796677"},{"key":"ref8","author":"atwood","year":"0","journal-title":"Current and Emerging Memory Technology Landscape"},{"key":"ref7","article-title":"Future RAM Emerging Memory Technologies and Their Applications","author":"fazan","year":"0","journal-title":"Global Semiconductor Alliance"},{"key":"ref2","article-title":"A Code Decompression Architecture for VLIW Processors","author":"xie","year":"2001","journal-title":"Micro"},{"key":"ref1","year":"0","journal-title":"International Technology Roadmap for Semiconductors (ITRS)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669157"}],"event":{"name":"2013 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)","location":"Brooklyn, NY, USA","start":{"date-parts":[[2013,7,15]]},"end":{"date-parts":[[2013,7,17]]}},"container-title":["2013 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6599038\/6623026\/06623048.pdf?arnumber=6623048","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T20:05:57Z","timestamp":1498075557000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6623048\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,7]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/nanoarch.2013.6623048","relation":{},"subject":[],"published":{"date-parts":[[2013,7]]}}}