{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T14:48:07Z","timestamp":1729608487036,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,7]]},"DOI":"10.1109\/nanoarch.2013.6623050","type":"proceedings-article","created":{"date-parts":[[2013,10,17]],"date-time":"2013-10-17T17:48:51Z","timestamp":1382032131000},"page":"89-94","source":"Crossref","is-referenced-by-count":1,"title":["A PCM-based TCAM cell using NDR"],"prefix":"10.1109","author":[{"given":"Hao","family":"Wu","sequence":"first","affiliation":[]},{"given":"Fabrizio","family":"Lombardi","sequence":"additional","affiliation":[]},{"given":"Jie","family":"Han","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1049\/el:20070039"},{"key":"ref11","article-title":"A Compact SPICE Model with Verilog-A for Phase Change Memory","volume":"28","author":"dao-lin","year":"2011","journal-title":"Chin Phys Lett"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.901882"},{"key":"ref13","first-page":"77","article-title":"Macromodeling a Phase Charge Memory (PCM) Cell by HSPICE","author":"junsangsri","year":"2012","journal-title":"Proc IEEE Int Symp NANOARCH"},{"key":"ref14","first-page":"1325","article-title":"Design of AND and NAND Logic Gate Using NDR-BASED Circuit Suitable for CMOS Process","author":"dong-shong","year":"2006","journal-title":"IEEE Proc APCCAS 2006 Asia Pacific Conf Circuit Syst"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.49.04DM05"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.34085"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"1019","DOI":"10.1109\/TNANO.2012.2211614","article-title":"Design of a Ternary Memory Cell Using CNTFETs","volume":"11","author":"lin","year":"2012","journal-title":"IEEE Transactions On Nanotechnology"},{"key":"ref6","first-page":"1476","article-title":"Five-State Logic Using MOS-HBT-NDR Circuit by Standard SiGe BiCMOS Process","author":"kwang-jow","year":"2006","journal-title":"IEEE Proc APCCAS 2006 Asia Pacific Conf Circuit Syst"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.837979"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2008.4734479"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2011.41"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1049\/mnl.2011.0168"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864128"},{"key":"ref9","first-page":"258","article-title":"New D-Type Flip-Flop Design Using Negative Differential Resistance Circuits","author":"dong-shong","year":"2008","journal-title":"Electronic Design Test and Applications DELTA 2008 4th IEEE International Symposium on"}],"event":{"name":"2013 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)","start":{"date-parts":[[2013,7,15]]},"location":"Brooklyn, NY, USA","end":{"date-parts":[[2013,7,17]]}},"container-title":["2013 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6599038\/6623026\/06623050.pdf?arnumber=6623050","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T20:05:57Z","timestamp":1498075557000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6623050\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,7]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/nanoarch.2013.6623050","relation":{},"subject":[],"published":{"date-parts":[[2013,7]]}}}