{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T09:50:33Z","timestamp":1725616233240},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,7]]},"DOI":"10.1109\/nanoarch.2013.6623061","type":"proceedings-article","created":{"date-parts":[[2013,10,17]],"date-time":"2013-10-17T21:48:51Z","timestamp":1382046531000},"page":"152-157","source":"Crossref","is-referenced-by-count":2,"title":["Design of 8T-nanowire RAM array"],"prefix":"10.1109","author":[{"given":"Vikram","family":"Suresh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Akshaya","family":"Shanmugam","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lekshmi","family":"Krishnan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Avinash","family":"Bijjal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mostafizur","family":"Rahman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andras","family":"Moritz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"N3ASICs: Designing nanofabrics with fine-grained CMOS integration","author":"panchapakeshan","year":"2011","journal-title":"Nanoarch"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852159"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2089706"},{"key":"ref13","article-title":"A 65nm logic technology featuring 35nm gate lengths, enhanced channel strain, 8 Cu interconnect layers, low-k ILD and 0.57 mu;m2 SRAM cell","author":"bai","year":"2004","journal-title":"Electron Devices Meeting"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2008.4588573"},{"key":"ref15","article-title":"A highly scaled, high performance 45 nm bulk logic CMOS technology with 0.242 ?m2 SRAM cell","author":"cheng","year":"2007","journal-title":"Electron Devices Meeting"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/IEDM.2008.4796770","article-title":"32nm gate-first high-klmetal-gate technology for high performance low power applications","author":"diaz","year":"2008","journal-title":"Electron Devices Meeting 2008 IEDM 2008"},{"key":"ref17","article-title":"High performance 32nm SOI CMOS with high-klmetal gate and 0.149 µm2 SRAM and ultra low-k back end with eleven levels of copper","author":"greene","year":"2009","journal-title":"Symposium on VLSI Technology"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609266"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/.2005.1469238"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"503","DOI":"10.1145\/977091.977161","article-title":"Opportunities and challenges in application-tuned circuits and architectures based on nanodevices","author":"wang","year":"2004","journal-title":"First ACM Conference on Computing Frontier"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.73"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.818338"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2003.808508"},{"key":"ref8","article-title":"N3asic-based nanowire volatile RAM","author":"rahman","year":"2011","journal-title":"IEEE-NANO"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1084748.1084750"},{"key":"ref2","article-title":"Trends and challenges of SRAM reliability in the nano-scale era","author":"khan","year":"2010","journal-title":"DTIS"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.462.0213"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2714567"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418914"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609267"},{"key":"ref21","first-page":"1","article-title":"A 32nm logic technology featuring 2nd-generation high-k metal-gate transistors, enhanced channel strain and 0.171µm2 SRAM cell size in a 291Mb","author":"natarajan","year":"2009"}],"event":{"name":"2013 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)","start":{"date-parts":[[2013,7,15]]},"location":"Brooklyn, NY, USA","end":{"date-parts":[[2013,7,17]]}},"container-title":["2013 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6599038\/6623026\/06623061.pdf?arnumber=6623061","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T00:05:59Z","timestamp":1498089959000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6623061\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,7]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/nanoarch.2013.6623061","relation":{},"subject":[],"published":{"date-parts":[[2013,7]]}}}