{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:17:08Z","timestamp":1763468228939,"version":"3.28.0"},"reference-count":33,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,7]]},"DOI":"10.1109\/nanoarch.2014.6880482","type":"proceedings-article","created":{"date-parts":[[2014,8,22]],"date-time":"2014-08-22T12:41:16Z","timestamp":1408711276000},"page":"51-56","source":"Crossref","is-referenced-by-count":12,"title":["Compression architecture for bit-write reduction in non-volatile memory technologies"],"prefix":"10.1109","author":[{"given":"David B.","family":"Dgien","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Poovaiah M.","family":"Palangappa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nathan A.","family":"Hunter","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiayin","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kartik","family":"Mohanram","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228406"},{"key":"17","doi-asserted-by":"crossref","DOI":"10.1109\/JSSC.2006.888349","article-title":"A 0.1-jim 1.8-V 256-Mb phase-change random access memory (PRAM) with 55-mhz sysnchronous burst-read operation","volume":"42","author":"kang","year":"2007","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"18","article-title":"A 2Onm 1.8V 8GB PRAM with 40MB\/s program bandwidth","author":"song","year":"2012","journal-title":"Proc Intl Solid-State Circuits Conference"},{"year":"2006","key":"33"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.377981"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669157"},{"key":"14","article-title":"Frequent pattern compression: A significance-based compression scheme for L2 caches","author":"alameldeen","year":"2004","journal-title":"Tech Rep"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOTS.2012.39"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687448"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2035509"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488867"},{"key":"22","article-title":"A 4Mb embedded SLC resistive-RAM macro with 7.2ns read-write random-access time and l6Ons MLC-access capability","author":"sheu","year":"2011","journal-title":"Proc Intl Solid-State Circuits Conference"},{"key":"23","doi-asserted-by":"crossref","DOI":"10.1145\/2366231.2337203","article-title":"PreSET: Improving performance of phase change memories by exploiting asymmetry in write time","author":"qureshi","year":"2012","journal-title":"Proc Intl Symposium on Compute'r Architpcturp"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908001"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360154"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1145\/1013948.1013953"},{"key":"27","article-title":"Frequent value compression in packet-based NoC architectures","author":"zhou","year":"2009","journal-title":"Proc Asia and South Pacific Design Automation Conference"},{"journal-title":"Frequent Value Locality and ItsApplications to Energy Ejfficient Memory Design","year":"2002","author":"yang","key":"28"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722186"},{"key":"3","article-title":"Highly scalable nonvolatile resistive memory using simple binary o xide driven by asymmetric unipolar voltage pulses","author":"back","year":"2004","journal-title":"Proc Intl Electron Devices Meeting"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169027"},{"journal-title":"International Technology Roadmap for Semiconductors","year":"2011","key":"1"},{"journal-title":"Memory Systems Cache DRAM and Disk","year":"2007","author":"jacob","key":"30"},{"key":"7","article-title":"Enhancing lifetime and security of PCM-based main memory with sta rt-gap wear leveling","author":"qureshi","year":"2009","journal-title":"Proceedings of International Symposium on Microarchitecture"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522326"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024939"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555759"},{"key":"4","article-title":"Evaluating STT-RAM as an energy-efficient main memory 4ltern4tive","author":"kultursay","year":"2013","journal-title":"Pruc Intl Sympusium un Perfurmance Analysis Uf Systems and Software"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.101"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ICPADS.2012.90"}],"event":{"name":"2014 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)","start":{"date-parts":[[2014,7,8]]},"location":"Paris, France","end":{"date-parts":[[2014,7,10]]}},"container-title":["2014 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6872767\/6880472\/06880482.pdf?arnumber=6880482","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T15:12:56Z","timestamp":1498144376000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6880482\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,7]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/nanoarch.2014.6880482","relation":{},"subject":[],"published":{"date-parts":[[2014,7]]}}}