{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T07:42:08Z","timestamp":1725694928575},"reference-count":31,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,7]]},"DOI":"10.1109\/nanoarch.2015.7180575","type":"proceedings-article","created":{"date-parts":[[2015,8,12]],"date-time":"2015-08-12T22:41:22Z","timestamp":1439419282000},"page":"1-6","source":"Crossref","is-referenced-by-count":12,"title":["Architecting energy efficient crossbar-based memristive random-access memories"],"prefix":"10.1109","author":[{"given":"Miguel Angel","family":"Lastras-Montano","sequence":"first","affiliation":[]},{"given":"Amirali","family":"Ghofrani","sequence":"additional","affiliation":[]},{"given":"Kwang-Ting","family":"Cheng","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.42"},{"journal-title":"Nangate open cell library","year":"0","key":"ref30"},{"key":"ref10","first-page":"19","article-title":"9 nm half-pitch functional resistive memory cell with < 1?A programming current using thermally oxidized sub-stoichiometric WOx film","author":"ho","year":"2010","journal-title":"Electron Devices Meeting (IEDM) 2010 IEEE International IEEE"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1038\/nature05462"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CNNA.2012.6331452"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/22\/25\/254027"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1116\/1.4758768"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/16\/10\/047"},{"key":"ref16","article-title":"Memristor-based memory: The sneak paths problem and solutions","author":"zidan","year":"2012","journal-title":"Microelectronics Journal"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2012.2188302"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/20\/42\/425204"},{"key":"ref19","article-title":"CMOL: Devices, circuits, and architectures","author":"likharev","year":"2005","journal-title":"Introducing Molecular Electronics"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2042891"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333712"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/16\/6\/045"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1063\/1.3693392"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2010.5784646"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1038\/nmat3070"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2013.6651928"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1557\/mrs.2012.2"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2015.7059067"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1021\/nl203687n"},{"journal-title":"Tech Rep","article-title":"International Technology Roadmap for Semiconductors (ITRS, 2012 Updated Edition)","year":"2012","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1021\/nl901874j"},{"key":"ref22","article-title":"Ver-tical Integration of Memristors onto Foundry CMOS Dies using Wafer-Scale Integration","author":"rofeh","year":"2015","journal-title":"IEEE Electronic components and technology conference"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7168899"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/16\/1\/028"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1073\/pnas.0906949106"},{"key":"ref26","doi-asserted-by":"crossref","DOI":"10.7873\/DATE.2015.0540","article-title":"HReRAM: A Hybrid Reconfigurable Resistive Random-Access Memory","author":"lastras-monta\u00f1o","year":"2015","journal-title":"Proceedings of the Design Automation and Test in Europe (DATE)"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2748"}],"event":{"name":"2015 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)","start":{"date-parts":[[2015,7,8]]},"location":"Boston, MA, USA","end":{"date-parts":[[2015,7,10]]}},"container-title":["Proceedings of the 2015 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH\u00b415)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7164206\/7180573\/07180575.pdf?arnumber=7180575","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T17:31:48Z","timestamp":1498239108000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7180575\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,7]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/nanoarch.2015.7180575","relation":{},"subject":[],"published":{"date-parts":[[2015,7]]}}}