{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:17:47Z","timestamp":1763468267946,"version":"3.28.0"},"reference-count":34,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,7]]},"DOI":"10.1109\/nanoarch.2015.7180577","type":"proceedings-article","created":{"date-parts":[[2015,8,12]],"date-time":"2015-08-12T18:41:22Z","timestamp":1439404882000},"page":"13-18","source":"Crossref","is-referenced-by-count":9,"title":["MFNW: A Flip-N-Write architecture for multi-level cell non-volatile memories"],"prefix":"10.1109","author":[{"given":"Ali","family":"Alsuwaiyan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kartik","family":"Mohanram","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"2006","key":"ref33","article-title":"SPEC CPU2006"},{"key":"ref32","article-title":"Technology comparison for large last-level caches (L3Cs): Low-leakage SRAM, low write-energy STT-RAM, and refresh-optimized eDRAM","author":"chang","year":"0","journal-title":"Proc Intl Symposium on High Performance Computer Architecture 2013"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2035509"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228406"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"ref10","article-title":"EqualChance: Addressing intra-set write variation to increase lifetime of non-volatile caches","author":"mittal","year":"2014","journal-title":"Proc USENIX Workshop on Interactions of NVM\/Flash with OS and Workloads"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669117"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICPADS.2012.90"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169027"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOTS.2012.39"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"ref16","doi-asserted-by":"crossref","DOI":"10.1145\/2366231.2337203","article-title":"PreSET: Improving performance of phase change memories by exploiting asymmetry in write times","author":"qureshi","year":"2012","journal-title":"Proc Intl Symposium on Computer Architecture"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669157"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/92.365453"},{"key":"ref19","article-title":"Write strategies for 2 and 4-bit multi-level phase-change mem-ory","author":"nirschl","year":"0","journal-title":"Proc Int Electron Device Meeting 2007"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908001"},{"key":"ref4","article-title":"Highly scalable nonvolatile resistive memory using simple binary oxide driven by asymmetric unipolar voltage pulses","author":"baek","year":"2004","journal-title":"Proc Intl Electron Devices Meeting"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/NanoArch.2013.6623048"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557176"},{"key":"ref6","article-title":"Accelerating write by exploiting PCM asymmetries","author":"yue","year":"2013","journal-title":"Proc Intl Symposium on High Performance Computer Architecture"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131478"},{"key":"ref5","doi-asserted-by":"crossref","DOI":"10.1109\/JPROC.2012.2190369","article-title":"Metal-oxide RRAM","volume":"100","author":"wong","year":"2012","journal-title":"Proceedings of the IEEE"},{"key":"ref8","article-title":"Compression architecture for bit-write reduction in non-volatile memory technologies","author":"dgien","year":"2014","journal-title":"International Symposium on Nanoscale Architecture"},{"key":"ref7","doi-asserted-by":"crossref","DOI":"10.7873\/DATE2014.194","article-title":"Write-once-memory-code phase change memory","author":"li","year":"2014","journal-title":"Proc Design Automation and Test in Europe Conference"},{"key":"ref2","doi-asserted-by":"crossref","DOI":"10.1145\/1555815.1555758","article-title":"Architecting phase change memory as a scalable DRAM alter-native","author":"lee","year":"2009","journal-title":"Proc Intl Symposium on Computer Architecture"},{"key":"ref9","article-title":"Coding-based energy minimization for phase change mem-ory","author":"mirhoseini","year":"0","journal-title":"Design Automation Conference 2012"},{"year":"2011","key":"ref1","article-title":"International Technology Roadmap for Semiconductors"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2008.4588577"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081394"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488867"},{"key":"ref24","article-title":"State-restrict MLC STT-RAM designs for high-reliable highperformance memory system","author":"wen","year":"0","journal-title":"Proc Design Automation Conference 2014"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657035"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.377981"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006439"}],"event":{"name":"2015 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)","start":{"date-parts":[[2015,7,8]]},"location":"Boston, MA, USA","end":{"date-parts":[[2015,7,10]]}},"container-title":["Proceedings of the 2015 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH\u00b415)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7164206\/7180573\/07180577.pdf?arnumber=7180577","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,29]],"date-time":"2019-08-29T05:08:06Z","timestamp":1567055286000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7180577\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,7]]},"references-count":34,"URL":"https:\/\/doi.org\/10.1109\/nanoarch.2015.7180577","relation":{},"subject":[],"published":{"date-parts":[[2015,7]]}}}