{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T13:12:38Z","timestamp":1725455558277},"reference-count":32,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,7]]},"DOI":"10.1109\/nanoarch.2015.7180586","type":"proceedings-article","created":{"date-parts":[[2015,8,12]],"date-time":"2015-08-12T22:41:22Z","timestamp":1439419282000},"page":"51-56","source":"Crossref","is-referenced-by-count":2,"title":["NEMsCAM: A novel CAM cell based on nano-electro-mechanical switch and CMOS for energy efficient TLBs"],"prefix":"10.1109","author":[{"given":"Azam","family":"Seyedi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vasileios","family":"Karakostas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stefan","family":"Cosemans","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Adrian","family":"Cristal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mario","family":"Nemirovsky","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Osman","family":"Unsal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref32","article-title":"Compact Nano-Electro-Mechanical Non-Volatile Memory (NEMory) for 3D Integration","author":"young choi","year":"0","journal-title":"IEDM 2007"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2011.2158405"},{"article-title":"Four-terminal Multiple-time Programmable Memory Bitcell and Array Architecture","year":"2009","author":"van kampen","key":"ref30"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681660"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687490"},{"key":"ref12","article-title":"Data Storage Cell and Memory Arrangement","author":"cosemans","year":"2013","journal-title":"European Patent App EP13198871 9"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/SLIP.2011.6135428"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2049867"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2011.5784472"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2317808"},{"journal-title":"Intel Corporation Intel 64 and IA-32 Architectures Optimization Reference Manual","year":"2012","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2002.996794"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291065"},{"key":"ref28","article-title":"Race to Exascale: Opportunities and Challenges","author":"sodani","year":"2011","journal-title":"Micro32 Keynote"},{"year":"0","key":"ref4","article-title":"The Electric VLSI Design System"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2011.5873229"},{"year":"0","key":"ref3","article-title":"Sh-3 RISC Processor family"},{"key":"ref6","article-title":"Design Considerations for Complementary Nano-Electro-Mechanical Logic Gates","author":"akarvardar","year":"0","journal-title":"IEDM 2007"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2012.2206364"},{"journal-title":"Advanced Micro Devices Software Optimization Guide for AMD Family 15h Processors","year":"2014","key":"ref5"},{"key":"ref8","article-title":"Sniper: Exploring the Level of Abstraction for Scalable and Accurate Parallel Multi-core Simulation","author":"carlson","year":"0","journal-title":"SC 2011"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2009.2018289"},{"year":"0","key":"ref2","article-title":"Predictive Technology Model"},{"key":"ref9","article-title":"Efficient FPGAs Using Nano electromechanical Relays","author":"chen","year":"0","journal-title":"FPGA 2010"},{"year":"0","key":"ref1","article-title":"Intel Strongarm Processor"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2014.6983034"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1063\/1.1557324"},{"key":"ref21","article-title":"NEMS Switch with 30 nm Thick Beam and 20 nm High Air Gap for High Density Non-Volatile Memory Applications","author":"kim","year":"0","journal-title":"ISDRS 2007"},{"key":"ref24","article-title":"A Content Addressable Memory Using Magnetic Domain Wall Motion Cells","author":"nebashi","year":"0","journal-title":"VLSI 2011"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2012.67"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JMEMS.2013.2244779"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864128"}],"event":{"name":"2015 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)","start":{"date-parts":[[2015,7,8]]},"location":"Boston, MA, USA","end":{"date-parts":[[2015,7,10]]}},"container-title":["Proceedings of the 2015 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH\u00b415)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7164206\/7180573\/07180586.pdf?arnumber=7180586","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,25]],"date-time":"2017-03-25T06:43:17Z","timestamp":1490424197000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7180586\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,7]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/nanoarch.2015.7180586","relation":{},"subject":[],"published":{"date-parts":[[2015,7]]}}}