{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T22:48:46Z","timestamp":1767826126282,"version":"3.49.0"},"reference-count":31,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,7]]},"DOI":"10.1109\/nanoarch.2015.7180599","type":"proceedings-article","created":{"date-parts":[[2015,8,12]],"date-time":"2015-08-12T22:41:22Z","timestamp":1439419282000},"page":"130-136","source":"Crossref","is-referenced-by-count":19,"title":["Automated synthesis of crossbars for nanoscale computing using formal methods"],"prefix":"10.1109","author":[{"given":"Alvaro","family":"Velasquez","sequence":"first","affiliation":[]},{"given":"Sumit Kumar","family":"Jha","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2013.6706773"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1002\/adma.201103379"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271855"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CNNA.2010.5430319"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.818327"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2011.44"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1021\/nl203597d"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537000"},{"key":"ref16","article-title":"Computation of boolean formulas using sneak paths in crossbar computing","author":"jha","year":"0","journal-title":"2014 work-in-Progress Poster presented at the Design Automation Conference"},{"key":"ref17","article-title":"Component based synthesis applied to bitvector circuits","author":"gulwani","year":"2010"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1806799.1806833"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1088\/0143-0807\/30\/4\/001"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/DELTA.2010.70"},{"key":"ref4","article-title":"Memristor-based material implication (imply) logic: Design principles and methodologies","author":"kvatinsky","year":"2013"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2014.7038603"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/nature08940"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271792"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1063\/1.3294625"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CNNA.2012.6331438"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2014.7038601"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2009.5226356"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2136443"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2004.1260946"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/j.procs.2010.12.022"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-02630-5_25"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1038\/nature08940"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT.2013.6620207"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2013.2296777"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271792"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"79","DOI":"10.1007\/978-3-642-39074-6_9","article-title":"Boolean logic gates from a single memristor via low-level sequential logic","author":"gale","year":"2013","journal-title":"Unconventional Computation and Natural Computation"}],"event":{"name":"2015 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)","location":"Boston, MA, USA","start":{"date-parts":[[2015,7,8]]},"end":{"date-parts":[[2015,7,10]]}},"container-title":["Proceedings of the 2015 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH\u00b415)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7164206\/7180573\/07180599.pdf?arnumber=7180599","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T17:31:49Z","timestamp":1498239109000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7180599\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,7]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/nanoarch.2015.7180599","relation":{},"subject":[],"published":{"date-parts":[[2015,7]]}}}