{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T17:44:44Z","timestamp":1729619084918,"version":"3.28.0"},"reference-count":33,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,7]]},"DOI":"10.1109\/nanoarch.2015.7180606","type":"proceedings-article","created":{"date-parts":[[2015,8,12]],"date-time":"2015-08-12T22:41:22Z","timestamp":1439419282000},"page":"163-168","source":"Crossref","is-referenced-by-count":11,"title":["Full-adder circuit design based on all-spin logic device"],"prefix":"10.1109","author":[{"given":"Qi","family":"An","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Li","family":"Su","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jacques-Olivier","family":"Klein","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sebastien","family":"Le Beux","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ian","family":"O'Connor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weisheng","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2275740"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevB.88.104426"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724549"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2206465"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"1l","DOI":"10.1016\/0304-8853(96)00062-5","article-title":"Current-driven excitation of magnetic multilayers","volume":"159","author":"slonczewski","year":"1996","journal-title":"J Magn Magn Mater"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1088\/0022-3727\/48\/6\/065001"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2009.2024325"},{"key":"ref13","article-title":"Non-volatile complementary polarizer spin-transfer torque On-Chip Caches: A Device \/Circuit \/Systems Perspective","volume":"50","author":"fong","year":"2014","journal-title":"IEEE Trans Magn"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2021077"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2010.31"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"4026","DOI":"10.1109\/TMAG.2011.2159106","article-title":"All-spin logic device with inbuilt non-reciprocity","volume":"47","author":"srikant","year":"2011","journal-title":"IEEE Trans Magn"},{"key":"ref17","article-title":"Modeling multi-magnet networks interacting via spin currents","author":"srinivasan","year":"2011","journal-title":"Electron Devices Meeting (IEDM)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1063\/1.4913303"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2011.5941494"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2013.2245911"},{"key":"ref4","article-title":"Spin-based computing: device concepts, current status, and a case study on a microprocessor","volume":"103","author":"kim","year":"2015","journal-title":"Proc IEEE"},{"key":"ref27","first-page":"142","article-title":"A novel 1-Bit full adder design using DCVSL XOR \/XNOR gate and pass transistor multiplexers","volume":"2","author":"varma","year":"2013","journal-title":"Int J Innov Technol Explor Eng"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2013.2252317"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2007.907841"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/FOCS.1962.16"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2012.6341281"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2804"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2178416"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2066530"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/0375-9601(75)90174-7"},{"year":"2013","key":"ref1","article-title":"International roadmap for semiconductor (ITRS)"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2014.214"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1038\/nmat1849"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1038\/nphys543"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1021\/nl204236u"},{"year":"2012","key":"ref23","article-title":"Manuel of design kit for CMOS 40nm"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/NUiConE.2011.6153275"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2004.1328838"}],"event":{"name":"2015 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)","start":{"date-parts":[[2015,7,8]]},"location":"Boston, MA, USA","end":{"date-parts":[[2015,7,10]]}},"container-title":["Proceedings of the 2015 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH\u00b415)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7164206\/7180573\/07180606.pdf?arnumber=7180606","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T17:31:48Z","timestamp":1498239108000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7180606\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,7]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/nanoarch.2015.7180606","relation":{},"subject":[],"published":{"date-parts":[[2015,7]]}}}