{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T20:45:34Z","timestamp":1729629934593,"version":"3.28.0"},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,7]]},"DOI":"10.1109\/nanoarch.2015.7180607","type":"proceedings-article","created":{"date-parts":[[2015,8,12]],"date-time":"2015-08-12T18:41:22Z","timestamp":1439404882000},"page":"169-174","source":"Crossref","is-referenced-by-count":2,"title":["Architecting NP-Dynamic Skybridge"],"prefix":"10.1109","author":[{"given":"Jiajun","family":"Shi","sequence":"first","affiliation":[]},{"given":"Mingyu","family":"Li","sequence":"additional","affiliation":[]},{"given":"Mostafizur","family":"Rahman","sequence":"additional","affiliation":[]},{"given":"Santosh","family":"Khasanvis","sequence":"additional","affiliation":[]},{"given":"Csaba Andras","family":"Moritz","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/ESSDER.2005.1546595"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1063\/1.2349313"},{"year":"2010","author":"hu","journal-title":"Modern Semiconductor Devices for Integrated Circuits","key":"ref12"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1116\/1.572900"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1116\/1.584167"},{"year":"2002","author":"koren","journal-title":"Computer Arithmetic Algorithms","key":"ref15"},{"year":"0","journal-title":"PTM-MG device models for 16nm node","key":"ref16"},{"key":"ref17","doi-asserted-by":"crossref","DOI":"10.1017\/CBO9781139195065","author":"taur","year":"2009","journal-title":"Fundamentals of Modern VLSI Devices"},{"key":"ref18","article-title":"A Review paper: A Comprehensive study of Junctionless transistor","author":"solankia","year":"0","journal-title":"NCIPET 2012"},{"year":"2013","article-title":"2013 ITRS","key":"ref19"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1145\/2024724.2024833"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1145\/1013235.1013267"},{"year":"2011","author":"weste","journal-title":"CMOS VLSI Design A Circuits and Systems Perspective","key":"ref6"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/IEDM.2007.4418899"},{"key":"ref8","first-page":"158","article-title":"Demonstration of low temperature 3D sequential FDSOI integration down to 50 nm gate length","author":"batude","year":"2011","journal-title":"VLSIT"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/IEDM.2009.5424352"},{"key":"ref2","first-page":"1520","article-title":"Roadmap for 22 nm and beyond","volume":"86","author":"lwai","year":"2009","journal-title":"INFOS"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/ESSDERC.2010.5618216"},{"year":"0","author":"rahman","article-title":"Skybridge: 3D Integrated Circuit Technology Alternative to CMOS","key":"ref1"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1109\/MCD.2004.1263404"},{"year":"2009","article-title":"Synopsys- Sentaurus User Guide","key":"ref22"},{"key":"ref21","first-page":"331","article-title":"Towards Defect-Tolerant Nanoscale Architectures","author":"moritz","year":"2006","journal-title":"IEEE-NANO"},{"doi-asserted-by":"publisher","key":"ref24","DOI":"10.1109\/JSSC.1983.1051937"},{"year":"2009","article-title":"HSPICE Simulation and Analysis Guide","key":"ref23"},{"year":"2008","journal-title":"CRC handbook on Chemistry and Physics version","first-page":"12","key":"ref26"},{"key":"ref25","article-title":"Fabric explorations and Noise Mitigation in nanoscale fabrics","author":"narayanan","year":"0","journal-title":"IEEE TNANO 2012"}],"event":{"name":"2015 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)","start":{"date-parts":[[2015,7,8]]},"location":"Boston, MA, USA","end":{"date-parts":[[2015,7,10]]}},"container-title":["Proceedings of the 2015 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH\u00b415)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7164206\/7180573\/07180607.pdf?arnumber=7180607","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,29]],"date-time":"2019-08-29T05:08:05Z","timestamp":1567055285000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7180607\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,7]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/nanoarch.2015.7180607","relation":{},"subject":[],"published":{"date-parts":[[2015,7]]}}}