{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,3]],"date-time":"2025-12-03T17:47:02Z","timestamp":1764784022023,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,7]]},"DOI":"10.1109\/nanoarch.2017.8053704","type":"proceedings-article","created":{"date-parts":[[2017,10,2]],"date-time":"2017-10-02T16:24:16Z","timestamp":1506961456000},"page":"39-44","source":"Crossref","is-referenced-by-count":9,"title":["A novel SRAM \u2014 STT-MRAM hybrid cache implementation improving cache performance"],"prefix":"10.1109","author":[{"given":"Odilia","family":"Coi","sequence":"first","affiliation":[]},{"given":"Guillaume","family":"Patrigeon","sequence":"additional","affiliation":[]},{"given":"Sophiane","family":"Senni","sequence":"additional","affiliation":[]},{"given":"Lionel","family":"Torres","sequence":"additional","affiliation":[]},{"given":"Pascal","family":"Benoit","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"17","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1186\/1556-276X-9-526"},{"key":"ref13","article-title":"PMTJ driven STTMRAMwith 300mm process","author":"huai","year":"0","journal-title":"Magnetics Conference (INTERMAG) 2015 IEEE"},{"key":"ref14","first-page":"2231","article-title":"Cacti 6.0: A tool to model large caches","author":"muralimanohar","year":"2009","journal-title":"HP Laboratories"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687448"},{"key":"ref3","first-page":"737742","article-title":"Power and performance of read-write aware hybrid caches with non-volatile memories","author":"wu","year":"2009","journal-title":"Proc Design Automation Test Eur Conf Exhibit"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.179"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2256945"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228406"},{"key":"ref7","article-title":"Architecture and data migration methodology for L1 cache design with hybrid SRAM and volatile STT-RAM configuration","author":"cheng","year":"2015","journal-title":"Microprocessors and Microsystems"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555761"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2035509"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"}],"event":{"name":"2017 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)","start":{"date-parts":[[2017,7,25]]},"location":"Newport, RI, USA","end":{"date-parts":[[2017,7,26]]}},"container-title":["2017 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8048800\/8053702\/08053704.pdf?arnumber=8053704","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,4]],"date-time":"2019-10-04T01:13:51Z","timestamp":1570151631000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8053704\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,7]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/nanoarch.2017.8053704","relation":{},"subject":[],"published":{"date-parts":[[2017,7]]}}}