{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,21]],"date-time":"2026-01-21T08:31:10Z","timestamp":1768984270852,"version":"3.49.0"},"reference-count":24,"publisher":"IEEE","license":[{"start":{"date-parts":[[2017,7,1]],"date-time":"2017-07-01T00:00:00Z","timestamp":1498867200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2017,7,1]],"date-time":"2017-07-01T00:00:00Z","timestamp":1498867200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,7]]},"DOI":"10.1109\/nanoarch.2017.8053706","type":"proceedings-article","created":{"date-parts":[[2017,10,2]],"date-time":"2017-10-02T20:24:16Z","timestamp":1506975856000},"page":"109-114","source":"Crossref","is-referenced-by-count":10,"title":["SkyNet: Memristor-based 3D IC for artificial neural networks"],"prefix":"10.1109","author":[{"given":"Sachin","family":"Bhat","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA, USA"}]},{"given":"Sourabh","family":"Kulkarni","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA, USA"}]},{"given":"Jiajun","family":"Shi","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA, USA"}]},{"given":"Mingyu","family":"Li","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA, USA"}]},{"given":"Csaba Andras","family":"Moritz","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA, USA"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Skybridge-3D-CMOS: A Vertically-Composed Fine-Grained 3D CMOS Integrated Circuit Technology","author":"mingyu","year":"2017","journal-title":"IEEE Transactions On Nanotechnology"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424352"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131652"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1063\/1.3693392"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"7297","DOI":"10.1039\/c3nr01834b","article-title":"Synaptic behavior and STDP of asymmetric nanoscale memristors in biohybrid systems","volume":"5","author":"adam","year":"2013","journal-title":"Nanoscale"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"53511","DOI":"10.1063\/1.3079411","article-title":"Junctionless multigate field-effect transistor","volume":"94","author":"chi-woo","year":"2009","journal-title":"Applied Physics Letters"},{"key":"ref17","first-page":"134","article-title":"Experimental prototyping of beyond-CMOS nanowire computing fabrics","author":"mostafizur","year":"2013","journal-title":"2013 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH) NANOARCH"},{"key":"ref18","first-page":"305","article-title":"SPICE analysis of dense memristor crossbars for low power neuromorphic processor designs","author":"chris","year":"2015","journal-title":"2015 National Aerospace and Electronics Conference (NAECON)"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"176","DOI":"10.1016\/j.mejo.2012.10.001","article-title":"Memristor-based memory: The sneak paths problem and solutions","volume":"44","author":"mohammed","year":"2013","journal-title":"Microelectronics Journal"},{"key":"ref4","first-page":"389","article-title":"A functional hybrid memristor crossbar-array\/CMOS system for data storage and neuromorphic applications","volume":"12","author":"kuk","year":"2011","journal-title":"Nano Letters"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537020"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2012.2195725"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1109\/TNANO.2011.2160557","article-title":"Resistive programmable through-silicon vias for reconfigurable 3-D fabrics","volume":"11","author":"davide","year":"2012","journal-title":"IEEE Transactions On Nanotechnology"},{"key":"ref8","article-title":"NP-Dynamic Skybridge: A Fine-grained 3D IC Technology with NP-Dynamic Logic","author":"jiajun","year":"2017","journal-title":"IEEE Transactions on Emerging Topics in Computing"},{"key":"ref7","article-title":"Skybridge: 3D Integrated Circuit Technology Alternative to CMOS","author":"rahman","year":"0"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"1537","DOI":"10.1109\/TCAD.2015.2474396","article-title":"TrueNorth: Design and tool flow of a 65 mW 1 million neuron programmable neurosynaptic chip","volume":"34","author":"filipp","year":"2015","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"1629","DOI":"10.1109\/5.58356","article-title":"Neuromorphic electronic systems","volume":"78","author":"carver","year":"1990","journal-title":"Proceedings of the IEEE"},{"key":"ref9","first-page":"403","article-title":"Skybridge-3D-CMOS: A Vertically-Composed Fine-Grained 3D CMOS Integrated Circuit Technology","author":"mingyu","year":"2016","journal-title":"2016 IEEE Computer SocietyAnnual Symposium on VLSI (ISVLSI)"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"786","DOI":"10.1109\/TCSII.2015.2433536","article-title":"VTEAM: A general model for voltage-controlled memristors","volume":"62","author":"shahar","year":"2015","journal-title":"IEEE Transactions on Circuits and Systems II Express Briefs"},{"key":"ref22","first-page":"169","article-title":"Architecting NP-Dynamic Skybridge","author":"jiajun","year":"2015","journal-title":"Nanoscale Architectures (NANOARCH) 2015 IEEE\/ACM International Symposium on"},{"key":"ref21","article-title":"Pattern classification by memristive crossbar circuits using ex-situ and in-situ training","volume":"4","author":"fabien","year":"2013","journal-title":"Nature Communications"},{"key":"ref24","article-title":"Principles of neurodynamics","author":"frank","year":"1962"},{"key":"ref23","article-title":"Arizona State University","year":"0","journal-title":"PTM-MG device models for 16nm node"}],"event":{"name":"2017 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)","location":"Newport, RI, USA","start":{"date-parts":[[2017,7,25]]},"end":{"date-parts":[[2017,7,26]]}},"container-title":["2017 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8048800\/8053702\/08053706.pdf?arnumber=8053706","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,9,13]],"date-time":"2022-09-13T13:32:49Z","timestamp":1663075969000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8053706\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,7]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/nanoarch.2017.8053706","relation":{},"subject":[],"published":{"date-parts":[[2017,7]]}}}