{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T07:17:37Z","timestamp":1725779857044},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,7]]},"DOI":"10.1109\/nanoarch.2017.8053712","type":"proceedings-article","created":{"date-parts":[[2017,10,2]],"date-time":"2017-10-02T20:24:16Z","timestamp":1506975856000},"page":"67-72","source":"Crossref","is-referenced-by-count":4,"title":["A compact 8-bit adder design using in-memory memristive computing: Towards solving the Feynman Grand Prize challenge"],"prefix":"10.1109","author":[{"given":"Dwaipayan","family":"Chakraborty","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sunny","family":"Raj","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sumit Kumar","family":"Jha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"ref11","first-page":"948","article-title":"Fast Logic Synthesis for RRAM-Based in-Memory Computing Using Majority-Inverter Graphs","author":"saeideh shirinzadeh","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2282132"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2304638"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744783"},{"key":"ref15","first-page":"647","article-title":"A rnemristor-based neuromorphic engine with a current sensing scheme for artificialneural network applications","author":"liu","year":"2017","journal-title":"22nd Asia and South Pacific Design Automation Conference ASP-DAC 2017"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"427","DOI":"10.3850\/9783981537079_0970","article-title":"The programmable logic-in-memory (plim) computer","author":"gaillardon","year":"2016","journal-title":"Proceedings of the 2016 Conference on Design Automation & Test in Europe"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897985"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927095"},{"key":"ref19","first-page":"79","author":"gale","year":"2013","journal-title":"Boolean Logic Gates From a Single Memristor Via Low-Level Sequential Logic"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2013.2282154"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7538936"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1016\/j.ceramint.2017.05.090"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927093"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1038\/srep45143"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050965"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1038\/srep36652"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7538937"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865617"},{"key":"ref1","first-page":"1","article-title":"Utilizing sub-5 nm sidewall electrode technology for atomic-scale resistive memory fabrication","author":"li","year":"2014","journal-title":"2014 Symposium on VLSI Technology (VLSI-Technology) Digest of Technical Papers VLSI Technology"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081389"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1063\/1.3624895"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2009.5226356"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2014.7038601"},{"key":"ref23","first-page":"1","article-title":"Design implications of memristor-based RRAM cross-point structures","author":"xu","year":"2011","journal-title":"Design Automation & Test in Europe Conference & Exhibition (DATE) 2011"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2015.7180599"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1038\/ncomms15056"}],"event":{"name":"2017 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)","start":{"date-parts":[[2017,7,25]]},"location":"Newport, RI, USA","end":{"date-parts":[[2017,7,26]]}},"container-title":["2017 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8048800\/8053702\/08053712.pdf?arnumber=8053712","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,6,27]],"date-time":"2024-06-27T12:45:32Z","timestamp":1719492332000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8053712\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,7]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/nanoarch.2017.8053712","relation":{},"subject":[],"published":{"date-parts":[[2017,7]]}}}