{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T22:29:18Z","timestamp":1729636158819,"version":"3.28.0"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,7]]},"DOI":"10.1109\/nanoarch.2017.8053715","type":"proceedings-article","created":{"date-parts":[[2017,10,2]],"date-time":"2017-10-02T20:24:16Z","timestamp":1506975856000},"page":"153-154","source":"Crossref","is-referenced-by-count":0,"title":["Linear regression based multi-state logic decomposition approach for efficient hardware implementation"],"prefix":"10.1109","author":[{"given":"Wafi","family":"Danesh","sequence":"first","affiliation":[]},{"given":"Mostafizur","family":"Rahman","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","volume":"654","author":"soha","year":"2012","journal-title":"Logic Synthesis and Verification"},{"journal-title":"Future semiconductor devices for multi-valued logic circuit design","year":"2012","author":"supriya","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.2200\/S00420ED1V01Y201205DCS037"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1201\/b15950"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1109\/JETCAS.2016.2528041","article-title":"A survey and tutorial on contemporary aspects of multiple-valued logic and its application to microelectronic circuits","volume":"6","author":"vincent","year":"2016","journal-title":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems"},{"key":"ref1","article-title":"Wave-based multi-valued computation framework","author":"santosh","year":"2014","journal-title":"Proceedings of the 2014 IEEE\/ACM International Symposium on Nanoscale Architectures"}],"event":{"name":"2017 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)","start":{"date-parts":[[2017,7,25]]},"location":"Newport, RI","end":{"date-parts":[[2017,7,26]]}},"container-title":["2017 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8048800\/8053702\/08053715.pdf?arnumber=8053715","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,4]],"date-time":"2019-10-04T05:14:26Z","timestamp":1570166066000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8053715\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,7]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/nanoarch.2017.8053715","relation":{},"subject":[],"published":{"date-parts":[[2017,7]]}}}