{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,14]],"date-time":"2026-03-14T23:59:53Z","timestamp":1773532793144,"version":"3.50.1"},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,7]]},"DOI":"10.1109\/nanoarch.2017.8053723","type":"proceedings-article","created":{"date-parts":[[2017,10,2]],"date-time":"2017-10-02T16:24:16Z","timestamp":1506961456000},"page":"33-38","source":"Crossref","is-referenced-by-count":19,"title":["Low-power multiplexer designs using three-independent-gate field effect transistors"],"prefix":"10.1109","author":[{"given":"Edouard","family":"Giacomin","sequence":"first","affiliation":[]},{"given":"Jorge Romero","family":"Gonzalez","sequence":"additional","affiliation":[]},{"given":"Pierre-Emmanuel","family":"Gaillardon","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6478969"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2333675"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2359112"},{"key":"ref12","article-title":"Three-Independent-Gate Transistors: Opportunities in Digital","author":"gaillardon","year":"2016","journal-title":"Analog and RF Applications LATS"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CICT.2013.6558214"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2014.6853788"},{"key":"ref15","year":"2006","journal-title":"FPGA Architecture White Paper"},{"key":"ref16","article-title":"Time-Division-Multiplexer based Routing Algorithm for NoC System","author":"jing","year":"2013","journal-title":"ISCAS"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3572-0"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/NMDC.2015.7439231"},{"key":"ref19","article-title":"A Schottky-Barrier Silicon FinFET with 6.0mV\/dec Subthreshold Slope over 5 Decades of Current","author":"zhang","year":"2014","journal-title":"IEDM"},{"key":"ref28","year":"0","journal-title":"Predictive Technology Model"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479004"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865410"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2013.6633837"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0206"},{"key":"ref29","article-title":"HSPICE User Guide: Basic Simulation and Analysis","year":"0","journal-title":"Version M-2017 3"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1021\/nl203094h"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICMCS.2014.6911220"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/.2005.1469267"},{"key":"ref2","author":"colinge","year":"2007","journal-title":"FinFETs and Other Multigate Transistors"},{"key":"ref9","article-title":"Novel dual- Vth independent-gate FinFET circuits","author":"rostami","year":"2010","journal-title":"ASPDAC"},{"key":"ref1","article-title":"A 14nm logic technology featuring 2nd-generation FinFET, air-gapped interconnects, self-aligned double patterning and a 0.0588 ?m2 SRAM cell size","author":"natarajan","year":"2014","journal-title":"IEDM"},{"key":"ref20","doi-asserted-by":"crossref","DOI":"10.1038\/srep29448","article-title":"Polarity Control in W Se2 Double-Gate Transistors","author":"resta","year":"2016","journal-title":"Scientific Reports"},{"key":"ref22","year":"0","journal-title":"Sentaurus Device User Guide Version H-2013 03"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2008.2005158"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645511"},{"key":"ref23","article-title":"Integrated circuit design","author":"weste","year":"2010","journal-title":"Pearson"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2006.270299"},{"key":"ref25","article-title":"FPGA lookup table with transmission gate structure for reliable low-voltage operation","author":"pi","year":"2002","journal-title":"Patent"}],"event":{"name":"2017 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)","location":"Newport, RI, USA","start":{"date-parts":[[2017,7,25]]},"end":{"date-parts":[[2017,7,26]]}},"container-title":["2017 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8048800\/8053702\/08053723.pdf?arnumber=8053723","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,4]],"date-time":"2019-10-04T01:13:52Z","timestamp":1570151632000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8053723\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,7]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/nanoarch.2017.8053723","relation":{},"subject":[],"published":{"date-parts":[[2017,7]]}}}