{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T17:11:03Z","timestamp":1773249063834,"version":"3.50.1"},"reference-count":31,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,7]]},"DOI":"10.1109\/nanoarch.2017.8053725","type":"proceedings-article","created":{"date-parts":[[2017,10,2]],"date-time":"2017-10-02T16:24:16Z","timestamp":1506961456000},"page":"97-102","source":"Crossref","is-referenced-by-count":15,"title":["High performance and energy-efficient in-memory computing architecture based on SOT-MRAM"],"prefix":"10.1109","author":[{"given":"Zhezhi","family":"He","sequence":"first","affiliation":[]},{"given":"Shaahin","family":"Angizi","sequence":"additional","affiliation":[]},{"given":"Farhana","family":"Parveen","sequence":"additional","affiliation":[]},{"given":"Deliang","family":"Fan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2008.2011812"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898064"},{"key":"ref11","article-title":"Computing in memory with spin-transfer torque magnetic ram","author":"jain","year":"2017"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevLett.104.217202"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevB.72.174428"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1063\/1.1534619"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.44.L587"},{"key":"ref16","first-page":"33","article-title":"Spin-transfer torque mram (stt-mram): Challenges and prospects","volume":"18","author":"huai","year":"2008","journal-title":"AAPPS Bulletin"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2016.29"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevLett.106.036601"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1126\/science.1218197"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-9551-3_2"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2017.6"},{"key":"ref27","article-title":"Byte-oriented-aes: a public domain byte-oriented implementation of aes in c","author":"malbrain","year":"2009"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001140"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2016.2521712"},{"key":"ref29","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333664"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2016.2547701"},{"key":"ref7","article-title":"Energy-aware adaptive restore schemes for mlc stt-ram cache","author":"chen","year":"2016","journal-title":"IEEE TC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-23096-7_7"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TMSCS.2015.2509963"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2015.2447531"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1063\/1.4753947"},{"key":"ref22","year":"0","journal-title":"(2011) Ncsu eda freepdk45"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevLett.109.156602"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742972"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176592"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2016.2576903"},{"key":"ref25","author":"standard","year":"2001","journal-title":"Announcing the Advanced Encryption Standard (AES)"}],"event":{"name":"2017 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)","location":"Newport, RI, USA","start":{"date-parts":[[2017,7,25]]},"end":{"date-parts":[[2017,7,26]]}},"container-title":["2017 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8048800\/8053702\/08053725.pdf?arnumber=8053725","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,4]],"date-time":"2019-10-04T01:14:05Z","timestamp":1570151645000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8053725\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,7]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/nanoarch.2017.8053725","relation":{},"subject":[],"published":{"date-parts":[[2017,7]]}}}