{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T10:09:58Z","timestamp":1729678198573,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,7]]},"DOI":"10.1109\/nanoarch.2017.8053728","type":"proceedings-article","created":{"date-parts":[[2017,10,2]],"date-time":"2017-10-02T20:24:16Z","timestamp":1506975856000},"page":"133-138","source":"Crossref","is-referenced-by-count":1,"title":["Non-temporal logic performance of an atomic switch network"],"prefix":"10.1109","author":[{"given":"Kelsey","family":"Scharnhorst","sequence":"first","affiliation":[]},{"given":"Walt","family":"Woods","sequence":"additional","affiliation":[]},{"given":"Christof","family":"Teuscher","sequence":"additional","affiliation":[]},{"given":"Adam","family":"Stieg","sequence":"additional","affiliation":[]},{"given":"James","family":"Gimzewski","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.7567\/JJAP.55.1102B2"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.7567\/JJAP.53.01AA02"},{"key":"ref12","first-page":"47","article-title":"Letters To Nature","volume":"433","author":"young","year":"2005","journal-title":"Nature"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2002.804744"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"272","DOI":"10.1166\/jctn.2006.3009","article-title":"Adaptive Programming of Unconventional Nano-Architectures","volume":"3","author":"lawson","year":"2006","journal-title":"Journal of Computational and Theoretical Nanoscience"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1021\/cg301692n"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1038\/nn.2303"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2015.7180595"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.plrev.2006.10.002"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/nphys1803"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2016.00115"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/5.58356"},{"key":"ref8","first-page":"116","article-title":"A Model for Variation- and Fault-Tolerant Digital Logic using Self-Assembled Nanowire Architectures","author":"goudarzi","year":"2014"},{"article-title":"Fast and Accurate Sparse Coding of Visual Stimuli with a Simple, Ultra-Low-Energy Spiking Architecture","year":"0","author":"woods","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevLett.108.208102"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"11167","DOI":"10.1523\/JNEUROSCI.23-35-11167.2003","article-title":"Neuronal avalanches in neocortical circuits","volume":"23","author":"beggs","year":"2003","journal-title":"The Journal of neuroscience The official journal of the Society for Neuroscience"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/24\/38\/384004"}],"event":{"name":"2017 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)","start":{"date-parts":[[2017,7,25]]},"location":"Newport, RI, USA","end":{"date-parts":[[2017,7,26]]}},"container-title":["2017 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8048800\/8053702\/08053728.pdf?arnumber=8053728","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,4]],"date-time":"2019-10-04T05:14:30Z","timestamp":1570166070000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8053728\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,7]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/nanoarch.2017.8053728","relation":{},"subject":[],"published":{"date-parts":[[2017,7]]}}}