{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,23]],"date-time":"2025-05-23T04:47:26Z","timestamp":1747975646802},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,7]]},"DOI":"10.1109\/nanoarch.2017.8053736","type":"proceedings-article","created":{"date-parts":[[2017,10,2]],"date-time":"2017-10-02T16:24:16Z","timestamp":1506961456000},"page":"73-78","source":"Crossref","is-referenced-by-count":7,"title":["Power-delivery network in 3D ICs: Monolithic 3D vs. Skybridge 3D CMOS"],"prefix":"10.1109","author":[{"given":"Jiajun","family":"Shi","sequence":"first","affiliation":[]},{"given":"Mingyu","family":"Li","sequence":"additional","affiliation":[]},{"given":"Csaba Andras","family":"Moritz","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Synopsys Sentaurus Device User Guide","year":"2015","key":"ref10"},{"journal-title":"Cadence-Voltus IC Power Integrity User Guide","year":"2015","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2015.7334563"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2015.7388847"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2017.2684781"},{"key":"ref15","first-page":"1","article-title":"Challenges and opportunties of vertical FET devices using 3D circuit design layouts","author":"veloso","year":"2016","journal-title":"IEEE S3S"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2015.7180607"},{"journal-title":"Skybridge 3-D Integrated Circuit Technology Alternative to CMOS","year":"2014","author":"rahman","key":"ref17"},{"journal-title":"Nangate open cell library","article-title":"Nangate","year":"0","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2010.5618216"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2016.94"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838032"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429500"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001406"},{"key":"ref8","first-page":"403","article-title":"Skybridge-3D-CMOS: A Vertically-Composed Fine-Grained 3D CMOS Integrated Circuit Technology","author":"li","year":"2016","journal-title":"IEEE ISVLSI"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722210"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382591"},{"key":"ref9","first-page":"145","article-title":"Routability in 3D IC Design: Monolithic 3D vs. Skybridge 3D CMOS","author":"shi","year":"2015","journal-title":"IEEE Nanoarch"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2014.7028195"},{"key":"ref20","first-page":"175","article-title":"Architecting Connectivity for Fine-grained 3-D Vertically Integrated Circuits","year":"2015","journal-title":"IEEE\/ACM NANOARCH"}],"event":{"name":"2017 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)","start":{"date-parts":[[2017,7,25]]},"location":"Newport, RI, USA","end":{"date-parts":[[2017,7,26]]}},"container-title":["2017 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8048800\/8053702\/08053736.pdf?arnumber=8053736","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,12,13]],"date-time":"2017-12-13T14:49:56Z","timestamp":1513176596000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8053736\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,7]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/nanoarch.2017.8053736","relation":{},"subject":[],"published":{"date-parts":[[2017,7]]}}}