{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,7]],"date-time":"2026-03-07T18:05:15Z","timestamp":1772906715720,"version":"3.50.1"},"reference-count":24,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,11,8]],"date-time":"2021-11-08T00:00:00Z","timestamp":1636329600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,11,8]],"date-time":"2021-11-08T00:00:00Z","timestamp":1636329600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,11,8]],"date-time":"2021-11-08T00:00:00Z","timestamp":1636329600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012492","name":"Youth Innovation Promotion Association","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100012492","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,11,8]]},"DOI":"10.1109\/nanoarch53687.2021.9642235","type":"proceedings-article","created":{"date-parts":[[2021,12,16]],"date-time":"2021-12-16T20:45:19Z","timestamp":1639687519000},"page":"1-6","source":"Crossref","is-referenced-by-count":10,"title":["RRAM-based Analog In-Memory Computing : Invited Paper"],"prefix":"10.1109","author":[{"given":"Xiaoming","family":"Chen","sequence":"first","affiliation":[]},{"given":"Tao","family":"Song","sequence":"additional","affiliation":[]},{"given":"Yinhe","family":"Han","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-020-15254-4"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993491"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2013.2293354"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2819190"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2018.8502370"},{"key":"ref15","first-page":"14","article-title":"ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars","author":"shafiee","year":"2016","journal-title":"ISCA"},{"key":"ref16","author":"saad","year":"1996","journal-title":"Iterative methods for sparse linear systems"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1073\/pnas.1815682116"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICRC.2019.8914709"},{"key":"ref19","year":"0","journal-title":"MAX5214\/MAX5216 14-\/16-Bit Low-Power Buffered Output Rail-to-Rail DACs with SPI Interface"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0054-8"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2824304"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0100-6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00039"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3453688.3461510"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586247"},{"key":"ref2","first-page":"14","article-title":"ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars","author":"shafiee","year":"2016","journal-title":"ISCA"},{"key":"ref1","first-page":"27","article-title":"PRIME: A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory","author":"chi","year":"2016","journal-title":"ISCA"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3322477"},{"key":"ref20","first-page":"1007","article-title":"A 10-bit Charge-Redistribution ADC Consuming 1.9?W at 1 MS\/s","volume":"45","author":"van elzakker","year":"2010","journal-title":"IEEE JSSC"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref21","first-page":"1","article-title":"Physical mechanism of HfO2-based bipolar resistive random access memory","author":"chang","year":"2011","journal-title":"VLSI-TSA"},{"key":"ref24","author":"davis","year":"0","journal-title":"The SuiteSparse matrix collection"},{"key":"ref23","first-page":"82","article-title":"A 5ns fast write multi-level non-volatile 1 K bits RRAM memory with advance write scheme","author":"sheu","year":"2009","journal-title":"VLSIC"}],"event":{"name":"2021 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)","location":"AB, Canada","start":{"date-parts":[[2021,11,8]]},"end":{"date-parts":[[2021,11,10]]}},"container-title":["2021 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9642231\/9642232\/09642235.pdf?arnumber=9642235","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T16:58:08Z","timestamp":1652201888000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9642235\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,11,8]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/nanoarch53687.2021.9642235","relation":{},"subject":[],"published":{"date-parts":[[2021,11,8]]}}}