{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T19:53:33Z","timestamp":1771703613629,"version":"3.50.1"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2015,8,1]],"date-time":"2015-08-01T00:00:00Z","timestamp":1438387200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2015,8,1]],"date-time":"2015-08-01T00:00:00Z","timestamp":1438387200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,8]]},"DOI":"10.1109\/nas.2015.7255204","type":"proceedings-article","created":{"date-parts":[[2015,9,14]],"date-time":"2015-09-14T17:24:54Z","timestamp":1442251494000},"page":"106-111","source":"Crossref","is-referenced-by-count":7,"title":["A novel optimization algorithm for Chien search of BCH Codes in NAND flash memory devices"],"prefix":"10.1109","author":[{"family":"Meng Zhang","sequence":"first","affiliation":[{"name":"Wuhan National Laboratory for Optoelectronics, Huazhong University of Science and Technology, China"}]},{"family":"Fei Wu","sequence":"additional","affiliation":[{"name":"Wuhan National Laboratory for Optoelectronics, Huazhong University of Science and Technology, China"}]},{"family":"Changsheng Xie","sequence":"additional","affiliation":[{"name":"Wuhan National Laboratory for Optoelectronics, Huazhong University of Science and Technology, China"}]},{"family":"You Zhou","sequence":"additional","affiliation":[{"name":"Wuhan National Laboratory for Optoelectronics, Huazhong University of Science and Technology, China"}]},{"family":"Kai Zou","sequence":"additional","affiliation":[{"name":"School of Electronic Information and Communications, Huazhong University of Science and Technology, Wuhan, China"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/26.923801"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"683","DOI":"10.1080\/00207217.2011.643498","article-title":"High-speed and parallel approach for decoding of binary BCH codes with application to flash memory devices","volume":"99","author":"prashantha","year":"2012","journal-title":"Internation Journal of Electronic-s"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"741","DOI":"10.1109\/LCOMM.2013.022213.122651","article-title":"Optimizing Chien search usage in the BCH decoder for high error rate transmission","volume":"17","author":"rabab","year":"2013","journal-title":"IEEE Communications Letters"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1186\/1687-6180-2012-195"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2015666"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2024154"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2161704"},{"key":"ref4","article-title":"On the use of strong BCH codes for improving multilevel NAND flash memory storage capacity","author":"sun","year":"2006","journal-title":"IEEE Workshop on Signal Processing Systems (SiPS) Design and Implementation"},{"key":"ref3","first-page":"340","article-title":"Low complexity parallel Chien search architecture for RS decoder","volume":"1","author":"hu","year":"2005","journal-title":"Proc IEEE Int Symp Circuits and Systems"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.826203"},{"key":"ref5","article-title":"Error patterns in MLC NAND flash memory: Measure-ment, characterization, and analysis","author":"cai","year":"2012","journal-title":"IEEE Conference on Design Automation and Test in Europe (DATE)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/SiPS.2011.6088985"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"427","DOI":"10.1109\/TCSII.2007.914898","article-title":"Strength-reduced parallel chien search architecture for strong BCH codes","volume":"55","author":"cho","year":"2008","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2006.352599"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds:20060275"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2158709"}],"event":{"name":"2015 IEEE International Conference on Networking, Architecture and Storage (NAS)","location":"Boston, MA, USA","start":{"date-parts":[[2015,8,6]]},"end":{"date-parts":[[2015,8,7]]}},"container-title":["2015 IEEE International Conference on Networking, Architecture and Storage (NAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7235962\/7255186\/07255204.pdf?arnumber=7255204","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,15]],"date-time":"2025-08-15T18:14:07Z","timestamp":1755281647000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7255204\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,8]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/nas.2015.7255204","relation":{},"subject":[],"published":{"date-parts":[[2015,8]]}}}