{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T06:06:38Z","timestamp":1747893998842,"version":"3.28.0"},"reference-count":27,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,8]]},"DOI":"10.1109\/nas.2019.8834728","type":"proceedings-article","created":{"date-parts":[[2019,9,13]],"date-time":"2019-09-13T00:37:37Z","timestamp":1568335057000},"page":"1-8","source":"Crossref","is-referenced-by-count":5,"title":["Optimizing Tail Latency of LDPC based Flash Memory Storage Systems Via Smart Refresh"],"prefix":"10.1109","author":[{"given":"Yina","family":"Lv","sequence":"first","affiliation":[]},{"given":"Liang","family":"Shi","sequence":"additional","affiliation":[]},{"given":"Qiao","family":"Li","sequence":"additional","affiliation":[]},{"given":"Congming","family":"Gao","sequence":"additional","affiliation":[]},{"given":"Chun Jason","family":"Xue","sequence":"additional","affiliation":[]},{"given":"Edwin","family":"Sha","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2019.2893287"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2453369"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372608"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2808227"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378623"},{"key":"ref15","first-page":"243","article-title":"Ldpc-in-ssd: Making advanced error correction codes work effectively in solid state drives","author":"zhao","year":"2013","journal-title":"FAST"},{"key":"ref16","first-page":"125","article-title":"Access characteristic guided read and write cost regulation for performance improvement on flash memory","author":"li","year":"2016","journal-title":"USENIX FAST"},{"key":"ref17","first-page":"1","article-title":"Laldpc: Latency-aware ldpc for read performance improvement of solid state drives","author":"du","year":"2017","journal-title":"Proc of MSST"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062309"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858383"},{"key":"ref4","first-page":"210","article-title":"13.1 a 1.33 tb 4-bit\/cell 3d-flash memory on a 96-word-line-layer technology","author":"shibata","year":"2019","journal-title":"ISSCC"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2766156"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062960"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2352293"},{"journal-title":"Intel announces nand flash memory under 10nm","year":"2017","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2451660"},{"journal-title":"Limitations of 3d nand scaling","year":"2017","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2604297"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0343"},{"key":"ref1","article-title":"Design tradeoffs for ssd performance","volume":"57","author":"agrawal","year":"2008","journal-title":"ATC"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2897706"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1519065.1519081"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2280078"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3121133"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995912"},{"key":"ref26","first-page":"281","article-title":"Design tradeoffs for {SSD} reliability","author":"kim","year":"2019","journal-title":"USENIX FAST"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2017.36"}],"event":{"name":"2019 IEEE International Conference on Networking, Architecture and Storage (NAS)","start":{"date-parts":[[2019,8,15]]},"location":"EnShi, China","end":{"date-parts":[[2019,8,17]]}},"container-title":["2019 IEEE International Conference on Networking, Architecture and Storage (NAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8826389\/8834708\/08834728.pdf?arnumber=8834728","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,19]],"date-time":"2022-07-19T20:26:12Z","timestamp":1658262372000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8834728\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,8]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/nas.2019.8834728","relation":{},"subject":[],"published":{"date-parts":[[2019,8]]}}}