{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T10:40:53Z","timestamp":1730284853199,"version":"3.28.0"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,10]]},"DOI":"10.1109\/nas51552.2021.9605372","type":"proceedings-article","created":{"date-parts":[[2021,11,22]],"date-time":"2021-11-22T21:12:15Z","timestamp":1637615535000},"page":"1-8","source":"Crossref","is-referenced-by-count":0,"title":["GPU-Assisted Memory Expansion"],"prefix":"10.1109","author":[{"given":"Pisacha","family":"Srinuan","sequence":"first","affiliation":[]},{"given":"Purushottam","family":"Sigdel","sequence":"additional","affiliation":[]},{"given":"Xu","family":"Yuan","sequence":"additional","affiliation":[]},{"given":"Lu","family":"Peng","sequence":"additional","affiliation":[]},{"given":"Paul","family":"Darby","sequence":"additional","affiliation":[]},{"given":"Christopher","family":"Aucoin","sequence":"additional","affiliation":[]},{"given":"Nian-Feng","family":"Tzeng","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"article-title":"NVLink and NVSwitch ? The Building Blocks of Advanced Multi-GPU Communication","year":"2016","author":"corporation","key":"ref10"},{"year":"2019","key":"ref11","article-title":"PCI Express Base Specification Revision 5.0"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-86517-7_10"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2020.2999507"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3368089.3417050"},{"key":"ref15","article-title":"Profiling and Optimizing Deep Neural Networks with DLProf and PyProf","author":"can","year":"2020","journal-title":"Nvidia developers'"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3078468.3078483"},{"key":"ref17","article-title":"Better Loop Mounts with NBD Take Your Loop Mounts to the Next Level with nbdkit","author":"jones","year":"2019","journal-title":"Proceedings of Free and Open source Software Developers' European Meeting (FOSDEM)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2485732.2485740"},{"article-title":"Linux Device Drivers","year":"2005","author":"corbet","key":"ref19"},{"year":"2018","key":"ref4","article-title":"Introduction to the NVIDIA TURING GPU Architecture"},{"article-title":"NVIDIA Ampere Architecture Whitepaper","year":"2020","author":"corporation","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378530"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3318464.3389705"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322224"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378505"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2010.69"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00059"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1365490.1365500"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1002\/spe.981"},{"article-title":"The NAS Parallel Benchmarks 2.0","year":"1995","author":"bailey","key":"ref22"},{"year":"2021","key":"ref21","article-title":"CUDA Toolkit Documentation - v11.3"},{"key":"ref23","first-page":"733","article-title":"Execution Schemes for the NPB-MZ Benchmarks on Hybrid Architectures: A Comparative Study","volume":"25","author":"d\u00fcmmler","year":"0","journal-title":"Parallel Computing Accelerating Computational Science and Engineering (CSE)"}],"event":{"name":"2021 IEEE International Conference on Networking, Architecture and Storage (NAS)","start":{"date-parts":[[2021,10,24]]},"location":"Riverside, CA, USA","end":{"date-parts":[[2021,10,26]]}},"container-title":["2021 IEEE International Conference on Networking, Architecture and Storage (NAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9605358\/9605359\/09605372.pdf?arnumber=9605372","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T16:51:25Z","timestamp":1652201485000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9605372\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/nas51552.2021.9605372","relation":{},"subject":[],"published":{"date-parts":[[2021,10]]}}}