{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T23:13:27Z","timestamp":1725578007036},"reference-count":33,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,10]]},"DOI":"10.1109\/nas51552.2021.9605392","type":"proceedings-article","created":{"date-parts":[[2021,11,22]],"date-time":"2021-11-22T21:12:15Z","timestamp":1637615535000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Deflection-Aware Routing Algorithm in Network on Chip against Soft Errors and Crosstalk Faults"],"prefix":"10.1109","author":[{"given":"Hadi","family":"Zamani","sequence":"first","affiliation":[],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Zahra","family":"Shirmohammadi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Ali","family":"Jahanshahi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocab":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2048399"},{"key":"ref32","article-title":"Fault tolerant algorithms for network-on-chip inter-connect","author":"pirretti","year":"0","journal-title":"IEEE Computer Society Annual Symposium on VLSI"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2003.1195021"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2006.35"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-27137-8_55"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2016.03.031"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CADS.2013.6714241"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/EDSSC.2019.8754303"},{"article-title":"Analyzing system on a chip single event upset responses using single event upset data, classical reliability models, and space environment data","year":"2017","author":"berg","key":"ref14"},{"key":"ref15","first-page":"260","article-title":"Dyad - smart routing for networks-on-chip","author":"hu","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996638"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557149"},{"year":"0","key":"ref18","article-title":"Rtl design and synthesis"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3451164"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/IGCC.2017.8323594"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2017.8167468"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2007.20"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2047907"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCKE.2018.8566456"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS48704.2020.9184540"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCKE48569.2019.8965048"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2016.2634626"},{"journal-title":"On-Chip Communication Architectures System on Chip Interconnect","year":"2010","author":"pasricha","key":"ref7"},{"year":"2015","key":"ref2","article-title":"International technology roadmap for semiconductors"},{"journal-title":"Soft Errors From Particles to Circuits","year":"2017","author":"autran","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2002.1016885"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3330345.3330373"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3370748.3406577"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3370748.3406553"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2009.5413150"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2017.7968234"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1049\/el.2018.5389"},{"article-title":"Code with crosstalk avoidance and error correction for network on chip interconnects","year":"2020","author":"lakshmi","key":"ref25"}],"event":{"name":"2021 IEEE International Conference on Networking, Architecture and Storage (NAS)","start":{"date-parts":[[2021,10,24]]},"location":"Riverside, CA, USA","end":{"date-parts":[[2021,10,26]]}},"container-title":["2021 IEEE International Conference on Networking, Architecture and Storage (NAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9605358\/9605359\/09605392.pdf?arnumber=9605392","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T16:51:26Z","timestamp":1652201486000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9605392\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/nas51552.2021.9605392","relation":{},"subject":[],"published":{"date-parts":[[2021,10]]}}}