{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,28]],"date-time":"2026-01-28T05:41:25Z","timestamp":1769578885831,"version":"3.49.0"},"reference-count":32,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,10]]},"DOI":"10.1109\/nas51552.2021.9605434","type":"proceedings-article","created":{"date-parts":[[2021,11,22]],"date-time":"2021-11-22T21:12:15Z","timestamp":1637615535000},"page":"1-8","source":"Crossref","is-referenced-by-count":4,"title":["ICAP: Designing Inrush Current Aware Power Gating Switch for GPGPU"],"prefix":"10.1109","author":[{"given":"Hadi","family":"Zamani","sequence":"first","affiliation":[],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Devashree","family":"Tripathy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Ali","family":"Jahanshahi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Daniel","family":"Wong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocab":"crossref"}]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ICEDSA.2016.7818522"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1984.1052168"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446104"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3451164"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2034764"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2967938.2967941"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3370748.3406577"},{"key":"ref15","article-title":"Warped gates: gating aware scheduling and power gating for gpgpus, micro 2013","author":"abdel-majeed","year":"0"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3291606"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627605"},{"key":"ref18","article-title":"Mapg: Memory access power gating, date 2012","author":"jeong","year":"0","journal-title":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810281"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013249"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2018.8573482"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485964"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00028"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3330345.3330373"},{"key":"ref29","article-title":"Design and application of multimodal power gating structures, isqed 2009","author":"pakbaznia","year":"0"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00034"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2020.3023723"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3370748.3406553"},{"key":"ref2","article-title":"Tinycnn: A tiny modular cnn accelerator for embedded fpga","author":"jahanshahi","year":"2019"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123976"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CADS.2013.6714256"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522337"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/545214.545232"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176483"},{"key":"ref24","year":"0"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2017.7968234"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.102"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013246"}],"event":{"name":"2021 IEEE International Conference on Networking, Architecture and Storage (NAS)","location":"Riverside, CA, USA","start":{"date-parts":[[2021,10,24]]},"end":{"date-parts":[[2021,10,26]]}},"container-title":["2021 IEEE International Conference on Networking, Architecture and Storage (NAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9605358\/9605359\/09605434.pdf?arnumber=9605434","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T16:51:25Z","timestamp":1652201485000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9605434\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/nas51552.2021.9605434","relation":{},"subject":[],"published":{"date-parts":[[2021,10]]}}}