{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T15:09:05Z","timestamp":1729609745772,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/nca.2004.1347780","type":"proceedings-article","created":{"date-parts":[[2004,11,8]],"date-time":"2004-11-08T16:28:24Z","timestamp":1099931304000},"page":"215-222","source":"Crossref","is-referenced-by-count":1,"title":["A novel switch architecture for high-performance computing and signal processing networks"],"prefix":"10.1109","author":[{"given":"S.","family":"Sukhtankar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Hecht","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"W.","family":"Rosen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"RapidIO Interconnect Specification Rev 1 3","year":"2001","key":"13"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/49.12886"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.1989.49676"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.2000.832226"},{"key":"2","doi-asserted-by":"crossref","first-page":"448","DOI":"10.1109\/GLOCOM.1994.513561","article-title":"A broadband packet switch architecture with input and output queuing","volume":"1","author":"chang","year":"1994","journal-title":"GLOBECOM '94 'Communications The Global Bridge'"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/5.52203"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/26.212382"},{"key":"7","article-title":"Implementing parallel packet buffering","author":"kumar","year":"2002","journal-title":"Paxonet Communications"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.1998.665104"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/HPSR.2001.923663"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.2001.916665"},{"journal-title":"A Quantitative Comparison of Architectures for ATM Switching Systems","year":"1991","author":"witt","key":"9"},{"key":"8","first-page":"1215","article-title":"Scalable hardware priority queue architectures for high-speed packet switches","volume":"49","author":"moon","year":"2000","journal-title":"IEEE Transactions"}],"event":{"name":"Third IEEE International Symposium on Network Computing and Applications, 2004. (NCA 2004). Proceedings.","location":"Boston, MA, USA"},"container-title":["Third IEEE International Symposium on Network Computing and Applications, 2004. (NCA 2004). Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9330\/29641\/01347780.pdf?arnumber=1347780","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,12,19]],"date-time":"2018-12-19T08:34:59Z","timestamp":1545208499000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1347780\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/nca.2004.1347780","relation":{},"subject":[]}}