{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:07:45Z","timestamp":1758892065849},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,2]]},"DOI":"10.1109\/ncc.2019.8732236","type":"proceedings-article","created":{"date-parts":[[2019,6,6]],"date-time":"2019-06-06T23:16:47Z","timestamp":1559863007000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["High Performance Multiplierless Serial Pipelined VLSI Architecture for Real-Valued FFT"],"prefix":"10.1109","author":[{"given":"Jinti","family":"Hazarika","sequence":"first","affiliation":[]},{"given":"Mohd Tasleem","family":"Khan","sequence":"additional","affiliation":[]},{"given":"Shaik Rafi","family":"Ahamed","sequence":"additional","affiliation":[]},{"given":"Harshal B.","family":"Nemade","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2009.5413113"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2319335"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2538119"},{"key":"ref6","article-title":"Optimal complexity architectures for pipelined distributed arithmetic-based LMS adaptive filter","author":"khan","year":"2018","journal-title":"IEEE Transactions on Circuits and Systems I Regular Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2015.7178133"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2542583"},{"key":"ref12","first-page":"131","article-title":"Design and implementation of a 1024-point pipeline FFT processor","author":"he","year":"1998","journal-title":"Custom Integrated Circuits Conference 1998 Proceedings of the IEEE 1998"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/S1359-0286(02)00116-X"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2246251"},{"key":"ref2","article-title":"A serial commutator fast Fourier transform architecture for real-valued signals","author":"garrido","year":"2017","journal-title":"IEEE Transactions on Circuits and Systems II Express Briefs"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5117783"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2435522"}],"event":{"name":"2019 National Conference on Communications (NCC)","start":{"date-parts":[[2019,2,20]]},"location":"Bangalore, India","end":{"date-parts":[[2019,2,23]]}},"container-title":["2019 National Conference on Communications (NCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8718444\/8732176\/08732236.pdf?arnumber=8732236","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:09:51Z","timestamp":1657854591000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8732236\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,2]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/ncc.2019.8732236","relation":{},"subject":[],"published":{"date-parts":[[2019,2]]}}}