{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T06:50:46Z","timestamp":1725605446189},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,6,28]],"date-time":"2021-06-28T00:00:00Z","timestamp":1624838400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,6,28]],"date-time":"2021-06-28T00:00:00Z","timestamp":1624838400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,6,28]]},"DOI":"10.1109\/netsoft51509.2021.9492715","type":"proceedings-article","created":{"date-parts":[[2021,7,27]],"date-time":"2021-07-27T00:30:02Z","timestamp":1627345802000},"page":"88-96","source":"Crossref","is-referenced-by-count":1,"title":["Memory Network Architecture for Packet Processing in Functions Virtualization"],"prefix":"10.1109","author":[{"given":"Tomohiro","family":"Korikawa","sequence":"first","affiliation":[{"name":"Kyoto University,Graduate School of Informatics,Kyoto,Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eiji","family":"Oki","sequence":"additional","affiliation":[{"name":"Kyoto University,Graduate School of Informatics,Kyoto,Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2017.2700298"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2016.7804052"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242474"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2933491"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2011.7477494"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2017.7939084"},{"key":"ref16","first-page":"1","article-title":"AMD’s next generation GPU and high bandwidth memory architecture: FURY","author":"macri","year":"2015","journal-title":"Proc Hot Chips 2015"},{"journal-title":"Hybrid Memory Cube Specification 2 1","year":"2020","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2018.00018"},{"key":"ref19","first-page":"145","article-title":"Memory-centric system interconnect design with Hybrid Memory Cubes","author":"kim","year":"2013","journal-title":"Proc Int Conf Parallel Arch Compilation Techniques"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1587\/transcom.2020EBP3017"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2920877"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750385"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2981540"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00018"},{"key":"ref7","first-page":"1249","article-title":"Large Vector Extensions Inside the HMC","author":"marco a z alves","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.2018.8422638"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3140659.3080233"},{"journal-title":"Network Processors Architecture Programming and Implementation","year":"2008","author":"giladi","key":"ref1"},{"journal-title":"Performance exploration of the hybrid memory cube","year":"2014","author":"rosenfeld","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1945023.1945037"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/354871.354874"},{"journal-title":"Lagopus switch and router","year":"2020","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1851275.1851207"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3365837"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2829988.2787474"}],"event":{"name":"2021 IEEE 7th International Conference on Network Softwarization (NetSoft)","start":{"date-parts":[[2021,6,28]]},"location":"Tokyo, Japan","end":{"date-parts":[[2021,7,2]]}},"container-title":["2021 IEEE 7th International Conference on Network Softwarization (NetSoft)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9492309\/9492525\/09492715.pdf?arnumber=9492715","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,23]],"date-time":"2022-05-23T21:24:58Z","timestamp":1653341098000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9492715\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6,28]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/netsoft51509.2021.9492715","relation":{},"subject":[],"published":{"date-parts":[[2021,6,28]]}}}