{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:42:56Z","timestamp":1725550976240},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,6]]},"DOI":"10.1109\/newcas.2012.6328962","type":"proceedings-article","created":{"date-parts":[[2012,10,16]],"date-time":"2012-10-16T19:06:26Z","timestamp":1350414386000},"page":"85-88","source":"Crossref","is-referenced-by-count":2,"title":["Transistor sizing and gate sizing using geometric programming considering delay minimization"],"prefix":"10.1109","author":[{"given":"Gracieli","family":"Posser","sequence":"first","affiliation":[]},{"given":"Guilherme","family":"Flach","sequence":"additional","affiliation":[]},{"given":"Gustavo","family":"Wilke","sequence":"additional","affiliation":[]},{"given":"Ricardo","family":"Reis","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2005.12"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/43.851993"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1366110.1366176"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/329458.329473"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1287\/opre.1050.0254"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1063\/1.1697872"},{"journal-title":"Geometric ProgrammingTheory and Application","year":"1967","author":"duffin","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1990.136648"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/43.248073"},{"key":"6","first-page":"326","article-title":"Tilos: A posynomial programming approach to transistor sizing","author":"fishburn","year":"1985","journal-title":"International Conference on Computer Aided Design"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2007.4402483"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1007\/s11081-007-9001-7"},{"journal-title":"Logical Effort Designing Fast CMOS Circuits","year":"1999","author":"sutherland","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/43.503935"}],"event":{"name":"2012 IEEE 10th International New Circuits and Systems Conference (NEWCAS)","start":{"date-parts":[[2012,6,17]]},"location":"Montreal, QC, Canada","end":{"date-parts":[[2012,6,20]]}},"container-title":["10th IEEE International NEWCAS Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6324002\/6328940\/06328962.pdf?arnumber=6328962","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T22:10:48Z","timestamp":1490134248000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6328962\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/newcas.2012.6328962","relation":{},"subject":[],"published":{"date-parts":[[2012,6]]}}}