{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T10:43:36Z","timestamp":1730285016299,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,6]]},"DOI":"10.1109\/newcas.2012.6328967","type":"proceedings-article","created":{"date-parts":[[2012,10,16]],"date-time":"2012-10-16T15:06:26Z","timestamp":1350399986000},"page":"105-108","source":"Crossref","is-referenced-by-count":6,"title":["On-chip voltage regulator without physical inductor"],"prefix":"10.1109","author":[{"given":"Md. Tanim","family":"Humayun","sequence":"first","affiliation":[]},{"given":"Juliana","family":"Gjanci","sequence":"additional","affiliation":[]},{"given":"Masud H","family":"Chowdhury","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2008.5393555"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1080\/0882751031000073887"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1049\/el:19971202"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4484043"},{"key":"2","article-title":"System level analysis of fast, per-core DVFS using on-chip switching regulators","author":"kim","year":"0","journal-title":"11th International Symposium on High-Performance Computer Architecture HPCA-05"},{"key":"1","article-title":"Enabling on-chip switching regulators for multi- core processors using current staggering","author":"kim","year":"2007","journal-title":"Workshop on Architectural Support for Gigascale Integration 2007"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2010.0011"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/IECON.2003.1280040"},{"key":"6","first-page":"570","article-title":"Super compact RFIC inductors in 0.18um CMOS with copper interconnects","volume":"4","author":"feng","year":"2002","journal-title":"IEEE MTT-S Digest"},{"journal-title":"High frequency high efficiency two-stage approach for future microprocessors","year":"2005","author":"ren","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.3182\/20110828-6-IT-1002.00614"},{"key":"9","article-title":"A multi-stage interleaved synchronous buck converter with integrated output filter in a 0.18um sige process","author":"abedinpour","year":"2006","journal-title":"IEEE International Solid State Circuits Conference"},{"key":"8","first-page":"93","article-title":"Current conveyor theory and practice","author":"sedra","year":"1990","journal-title":"Analog Integrated Circuit Design"}],"event":{"name":"2012 IEEE 10th International New Circuits and Systems Conference (NEWCAS)","start":{"date-parts":[[2012,6,17]]},"location":"Montreal, QC, Canada","end":{"date-parts":[[2012,6,20]]}},"container-title":["10th IEEE International NEWCAS Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6324002\/6328940\/06328967.pdf?arnumber=6328967","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T18:56:17Z","timestamp":1490122577000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6328967\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/newcas.2012.6328967","relation":{},"subject":[],"published":{"date-parts":[[2012,6]]}}}