{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T00:49:28Z","timestamp":1725497368804},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,6]]},"DOI":"10.1109\/newcas.2012.6328989","type":"proceedings-article","created":{"date-parts":[[2012,10,16]],"date-time":"2012-10-16T15:06:26Z","timestamp":1350399986000},"page":"193-196","source":"Crossref","is-referenced-by-count":1,"title":["Probabilistic model checking of clock domain crossing interfaces"],"prefix":"10.1109","author":[{"given":"Zaid","family":"Al-bayati","sequence":"first","affiliation":[]},{"given":"O.","family":"Ait Mohamed","sequence":"additional","affiliation":[]},{"given":"Yvon","family":"Savaria","sequence":"additional","affiliation":[]},{"given":"Mounir","family":"Boukadoum","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Globally-Asynchronous Locally-Synchronous Systems","year":"1984","author":"chapiro","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2003.1199169"},{"key":"10","article-title":"Pragmatic simulation-based verification of clock domain crossing signals and jitter using systemverilog assertions","author":"litterick","year":"2006","journal-title":"Proc DVCON"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.831476"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1007\/11560548_31"},{"key":"6","first-page":"585","article-title":"PRISM 4.0: Verification of probabilistic real-time systems","author":"kwiatkowska","year":"2011","journal-title":"Proc 23rd International Conference on Computer Aided Verification (CAV'11)"},{"key":"5","doi-asserted-by":"crossref","first-page":"53","DOI":"10.1007\/978-3-642-21455-4_3","article-title":"Automated verification techniques for probabilistic systems","author":"forejt","year":"2011","journal-title":"Formal Methods for Eternal Networked Software Systems (SFM'11)"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2003.1240872"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ACSD.2006.35"},{"key":"8","article-title":"Verifying VHDL design with multiple clocks in SMV","author":"safranek","year":"2006","journal-title":"FMICS"},{"year":"0","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2010.5450482"}],"event":{"name":"2012 IEEE 10th International New Circuits and Systems Conference (NEWCAS)","start":{"date-parts":[[2012,6,17]]},"location":"Montreal, QC, Canada","end":{"date-parts":[[2012,6,20]]}},"container-title":["10th IEEE International NEWCAS Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6324002\/6328940\/06328989.pdf?arnumber=6328989","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T21:27:41Z","timestamp":1497994061000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6328989\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/newcas.2012.6328989","relation":{},"subject":[],"published":{"date-parts":[[2012,6]]}}}