{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,31]],"date-time":"2025-05-31T04:21:13Z","timestamp":1748665273159},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,6]]},"DOI":"10.1109\/newcas.2013.6573584","type":"proceedings-article","created":{"date-parts":[[2013,8,14]],"date-time":"2013-08-14T16:20:36Z","timestamp":1376497236000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["A 12-bit interpolated pipeline ADC using body voltage controlled amplifier"],"prefix":"10.1109","author":[{"given":"Hyunui","family":"Lee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masaya","family":"Miyahara","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Akira","family":"Matsuzawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"462","article-title":"A 92.5 mw 205 ms\/s 10 b pipeline if adc implemented in 1.2 v\/3.3 v 0.13 ?m cmos","author":"hernes","year":"2007","journal-title":"IEEE ISSCC Dig Papers"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2012.6243774"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031044"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164301"},{"key":"6","first-page":"126","article-title":"A 10 b 320 ms\/s 40mw open-loop interpolated pipeline adc","author":"miyahara","year":"2011","journal-title":"Dig Symp VLSI Circuits"},{"key":"5","first-page":"292","article-title":"A 16 b 250 ms\/s if-sampling pipelined a\/d converter with background calibration","author":"ali","year":"2010","journal-title":"IEEE ISSCC Dig Papers"},{"key":"4","first-page":"276","article-title":"A 600 ms\/s 5-bit pipelined adc for serial-link applications","author":"varzaghani","year":"2004","journal-title":"Dig Symp VLSI Circuits"},{"key":"9","first-page":"120","article-title":"A 12b 3gs\/s pipeline adc with 500mw and 0.4 mm2 in 40nm digital cmos","author":"chen","year":"2011","journal-title":"Proc IEEE Symp VLSI Circuits Kyoto Japan"},{"key":"8","first-page":"182","article-title":"A 12b 1gs\/s sige bicmos two-way time-interleaved pipeline adc","author":"payne","year":"2011","journal-title":"ISSCC Dig of Tech Papers"}],"event":{"name":"2013 IEEE 11th International New Circuits and Systems Conference (NEWCAS)","start":{"date-parts":[[2013,6,16]]},"location":"Paris, France","end":{"date-parts":[[2013,6,19]]}},"container-title":["2013 IEEE 11th International New Circuits and Systems Conference (NEWCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6568396\/6573561\/06573584.pdf?arnumber=6573584","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T21:29:15Z","timestamp":1490218155000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6573584\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,6]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/newcas.2013.6573584","relation":{},"subject":[],"published":{"date-parts":[[2013,6]]}}}