{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T16:55:13Z","timestamp":1725728113972},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/newcas.2014.6933986","type":"proceedings-article","created":{"date-parts":[[2014,11,1]],"date-time":"2014-11-01T00:44:26Z","timestamp":1414802666000},"page":"65-68","source":"Crossref","is-referenced-by-count":1,"title":["Physical design of CNTFET-based circuits for yield improvement"],"prefix":"10.1109","author":[{"given":"Matthias","family":"Beste","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Saiman","family":"Kiamehr","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mehdi B.","family":"Tahoori","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373592"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2121010"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090741"},{"key":"13","first-page":"1","article-title":"Hspice implementation of a numerically efficient model of cnt transistor","author":"kazmierski","year":"2009","journal-title":"Forum Specification and Design Languages (FDL)"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364397"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.902047"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2006.1708733"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1021\/jp047416+"},{"key":"2","first-page":"1","article-title":"CMOS technology after reaching the scale limit","author":"iwai","year":"2008","journal-title":"International Workshop on Junction Technology (IWJT)"},{"key":"1","article-title":"Intel details 10nm, 7nm, 5nm process roadmap","author":"otellini","year":"2012","journal-title":"Intel Annual Shareholders' Meeting"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837497"},{"key":"7","first-page":"182","article-title":"A metallic-cnttolerant carbon nanotube technology using asymmetrically-correlated cnts (accnt)","author":"lin","year":"2009","journal-title":"Symposium on VLSI Technology"},{"key":"6","doi-asserted-by":"crossref","first-page":"1009","DOI":"10.1145\/1403375.1403619","article-title":"Design guidelines for metallic-carbonnanotube-tolerant digital logic circuits","author":"zhang","year":"2008","journal-title":"Design Automation and Test Conference in Europe (DATE)"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2033168"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424295"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1973009.1973082"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1021\/nl800967n"}],"event":{"name":"2014 IEEE 12th International New Circuits and Systems Conference (NEWCAS)","start":{"date-parts":[[2014,6,22]]},"location":"Trois-Rivieres, QC, Canada","end":{"date-parts":[[2014,6,25]]}},"container-title":["2014 IEEE 12th International New Circuits and Systems Conference (NEWCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6919808\/6933969\/06933986.pdf?arnumber=6933986","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,16]],"date-time":"2019-08-16T18:36:32Z","timestamp":1565980592000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6933986\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/newcas.2014.6933986","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]}}}